summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/cannonlake/chip.h
Commit message (Expand)AuthorAgeFilesLines
* soc/intel/cannonlake: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-061-13/+2
* soc: Remove copyright noticesPatrick Georgi2020-03-181-3/+0
* soc/intel/cannonlake: Set correct serirq modeJeremy Soller2020-03-171-0/+3
* src: capitalize 'PCIe'Elyes HAOUAS2020-03-041-1/+1
* soc/intel/cannonlake: Plumb TetonGlacierMode into dtEdward O'Callaghan2020-02-281-0/+3
* soc/intel/cannonlake: Allow Audio DSP OSC qualification for low power idleAamir Bohra2020-02-041-0/+5
* soc/intel/cannonlake: Add chip config for SATA strengthJamie Chen2020-01-181-0/+5
* soc/intel/cannonlake: Add VR config for CMLJamie Chen2020-01-081-0/+9
* soc/intel/{cnl,icl,skl,tgl}: Remove unused gpe0_en_* from chip.hFurquan Shaikh2019-12-121-6/+0
* soc/intel/cannonlake: Disable USB2 PHY Power gatingSurendranath Gurivireddy2019-11-271-0/+2
* soc/intel/cannonlake: Add chip config to override CPU flex ratioSubrata Banik2019-11-261-0/+13
* soc/intel/sgx: convert SGX and PRMRR devicetree options to KconfigMichael Niewöhner2019-11-041-6/+1
* soc/intel: Rename <intelblocks/chip.h>Kyösti Mälkki2019-09-291-1/+1
* soc/intel/cnl: Remove unnecessary FSP UPD “PchPwrOptEnable” usageSubrata Banik2019-09-121-3/+0
* soc/intel/cannonlake: Add config for sata devslp pad reset configurationAamir Bohra2019-09-121-0/+10
* soc/intel/cannonlake: Add config to disable display audio codecAamir Bohra2019-08-261-0/+1
* soc/intel/cnl: Add provision to configure SD controller write protect pinAamir Bohra2019-08-201-0/+2
* soc/intel/cannonlake: fix use of legacy 8254 timerMatt DeVillier2019-06-281-2/+0
* soc/intel/cannonlake: Rename SOC_INTEL_COMMON_CANNONLAKE_BASEArthur Heymans2019-06-211-1/+1
* soc/intel/cannonlake: Make use of gpio_pm_configure()Subrata Banik2019-05-201-0/+19
* soc/intel/cnl: Enable VT-dJohn Zhao2019-05-111-3/+0
* soc/intel/cannonlake: Fix pcie clock numberLijian Zhao2019-05-091-2/+2
* mb/google/sarien: Add SMBIOS type 9 fieldsLijian Zhao2019-05-071-0/+1
* mb/google/sarien: Disable S5 wake on LAN by defaultEric Lai2019-05-011-0/+4
* soc/intel/cannonlake: Enable PlatformDebugConsent by KconfigKane Chen2019-04-231-9/+0
* soc/intel/cannonlake: Configure Vmx support using KconfigRonak Kanabar2019-04-161-1/+0
* soc/intel/cannonlake: Add FSP UPD to unlock GPIO pads in devicetreeKrishna Prasad Bhat2019-04-011-0/+3
* soc/intel/cannonlake: Configure voltage margining policiesKrzysztof Sywula2019-03-271-0/+9
* soc/intel/cannonlake: Assign FSP UPDs for HPD and Data/CLK of DDI portsKrishna Prasad Bhat2019-03-211-0/+15
* soc/intel/cannonlake: Add required FSP UPD changes for CMLSubrata Banik2019-03-161-2/+24
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-081-2/+2
* soc/intel/cannonlake: Add support for setting FSP-S PcieRpHotPlug from device...Jeremy Soller2019-02-221-0/+2
* src/soc/intel/cannonlake: Add PsysPmax settingGaggery Tsai2019-02-211-0/+2
* soc/intel/cannonlake: Add Whiskeylake SoC kconfigSubrata Banik2019-02-071-3/+1
* src/soc/intel/cnl/chip.h: Fix preprocessor conditionAngel Pons2019-01-281-5/+5
* soc/intel/cannonlake: Change in SaGv optionsRonak Kanabar2019-01-171-1/+7
* soc/intel/cannonlake: Add processor power limits control supportSumeet Pawnikar2019-01-161-0/+14
* soc/intel/cannonlake: Add FSP UPD for minimum assertion widthDuncan Laurie2019-01-081-0/+37
* soc/intel/cannonlake: SATA and DMI power optimizeLijian Zhao2018-12-191-0/+6
* soc/intel/cannonlake: Auto turn on HDA controllerLijian Zhao2018-12-191-1/+0
* soc/intel/cannonlake: Declare SATA Mode clearLijian Zhao2018-12-191-1/+4
* soc/intel/cannonlake: Add Acoustic featuresLijian Zhao2018-12-191-0/+31
* soc/intel/cannonlake: Add options for pcie ltrLijian Zhao2018-11-171-0/+2
* soc/intel/cannonlake: Make static IRQ mapping for PIC modeSubrata Banik2018-11-151-11/+0
* soc/intel/cannonlake: Remove SmbusEnableDuncan Laurie2018-11-131-3/+0
* mb/{intel/google}: Move CNVi ASL entry from static DSDT to dynamic SSDT gener...Subrata Banik2018-11-071-0/+1
* soc/intel/cannonlake: Add CNP PCH-H gpio pin definitionspraveen hodagatta pranesh2018-10-171-1/+7
* soc/intel/cannonlake: Update UPD from device switchLijian Zhao2018-09-281-9/+1
* src/soc: Fix typoElyes HAOUAS2018-08-091-1/+1
* soc/intel/common/block/cpu: Add option to skip coreboot AP initSubrata Banik2018-06-221-6/+0
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-16 08:54:11 +0000