summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/common
Commit message (Expand)AuthorAgeFilesLines
* fsp/intel common: Add support for Gfx PEIM (AKA GOP)robbie zhang2015-10-271-0/+6
* cpu/mtrr.h: Fix macro names for MTRR registersAlexandru Gagniuc2015-10-152-29/+29
* skylake: add support for verstageAaron Durbin2015-10-111-0/+2
* soc/intel/common: use prog_locate() for finding fsp.binAaron Durbin2015-10-111-6/+3
* intel fsp1_1: prepare for romstage vboot verification splitAaron Durbin2015-10-113-79/+12
* soc/intel/common: remove chipset specific callsAaron Durbin2015-10-112-20/+0
* intel SOC common: Remove unused parametersLee Leahy2015-10-112-8/+6
* Braswell: Modify CB to accomodate new FSPv83Subrata Banik2015-10-111-1/+1
* intel: update common and FSP cache-as-ram parametersAaron Durbin2015-10-113-14/+31
* cbfs: add struct cbfsfAaron Durbin2015-10-071-3/+3
* coreboot: move TS_END_ROMSTAGE to one spotAaron Durbin2015-09-241-2/+0
* intel/common: Add common code for filling out ACPI _SWSDuncan Laurie2015-09-175-0/+167
* fsp1_1: provide binding to UEFI versionAaron Durbin2015-09-105-5/+5
* intel/common: Print board ID if enabledDuncan Laurie2015-09-101-0/+8
* bootstate: remove need for #ifdef ENV_RAMSTAGEAaron Durbin2015-09-041-17/+2
* fsp raminit: Add romstage_params to soc_memory_init_paramsDuncan Laurie2015-08-292-3/+6
* soc/intel/common/fsp_ramstage.c: Don't die when printing HOB infoAlexandru Gagniuc2015-08-291-29/+39
* soc/intel/common: Add mrc.cache file to CBFS when appropriateAlexandru Gagniuc2015-08-292-1/+14
* soc/intel/common: CACHE_MRC_SETTINGS doesn't depend on HAVE_MRCMartin Roth2015-08-211-4/+0
* intel/common: fix stage_cache_external_region()Aaron Durbin2015-08-144-66/+38
* intel/common: use external stage cache for fsp_ramstageAaron Durbin2015-08-142-128/+27
* fsp1_1: fsp_relocate: use struct region_device and struct progAaron Durbin2015-08-141-9/+11
* intel/common: use acpi_is_wakeup_s3() in fsp_ramstage.cAaron Durbin2015-08-141-8/+7
* soc/common/intel: Reset is not dependend upon FSPLee Leahy2015-08-131-1/+0
* intel: common: Let mainboard supplement FSP memory infoDuncan Laurie2015-07-232-0/+17
* intel/common: Add SMBIOS memory widthLee Leahy2015-07-231-2/+32
* intel/common: remove printk in pre_console_init()rsatapat2015-07-211-1/+0
* intel fsp: remove CHIPSET_RESERVED_MEM_BYTESAaron Durbin2015-07-212-17/+0
* Braswell: Remove GOP from normal boot mode.Abhay Kumar2015-07-211-6/+10
* soc/intel/common: Restrict common romstage/ramstage code to FSPLee Leahy2015-06-263-28/+12
* soc/intel/common/Kconfig: Fix warning & whitespaceMartin Roth2015-06-251-2/+2
* Intel/common: Remove copyright addressLee Leahy2015-06-2411-11/+11
* Intel Common SOC: Add romstage supportLee Leahy2015-06-2417-6/+2147
* fmap: new API using region_deviceAaron Durbin2015-05-261-11/+16
* Remove address from GPLv2 headersPatrick Georgi2015-05-217-7/+7
* kbuild: Don't require intel/common changes for every socStefan Reinauer2015-04-302-1/+6
* kbuild: automatically include SOCsStefan Reinauer2015-04-291-0/+4
* soc/intel/common: Add common reset codeLee Leahy2015-04-183-0/+60
* soc/intel/common: Add function to protect MRC cacheDuncan Laurie2015-04-184-0/+75
* baytrail: Fix hdmi audio choppy issueKein Yuan2015-04-061-0/+13
* bootstate: use structure pointers for scheduling callbacksAaron Durbin2015-03-181-4/+1
* x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointerKevin Paul Herbert2015-02-152-9/+9
* Revert "Re-factor 'to_flash_offset()' into 'spi_flash.h'"Kyösti Mälkki2015-01-061-2/+8
* doxygen fixes: change @var to @param varMartin Roth2015-01-061-4/+4
* Re-factor 'to_flash_offset()' into 'spi_flash.h'Edward O'Callaghan2015-01-061-8/+2
* baytrail: Move HDA verb table to Intel SOC common directoryDuncan Laurie2014-10-223-0/+293
* baytrail: Move MRC cache code to a common directoryDuncan Laurie2014-10-226-0/+490
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-11 08:28:23 +0000