index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
Commit message (
Expand
)
Author
Age
Files
Lines
*
spi: Eliminate the spi_cs_activate and spi_cs_deactivate functions.
Gabe Black
2014-12-09
2
-20
/
+0
*
spi: Remove the spi_set_speed and spi_cs_is_valid functions.
Gabe Black
2014-12-09
2
-12
/
+0
*
fsp platfoms: add prototype & consolidate main entry-point
Martin Roth
2014-12-09
2
-3
/
+3
*
intel/baytrail: Spelling fixes
Martin Roth
2014-12-08
10
-14
/
+14
*
intel/fsp_baytrail: Spelling fixes
Martin Roth
2014-12-08
4
-4
/
+5
*
intel/broadwell: Spelling fixes
Martin Roth
2014-12-08
14
-24
/
+24
*
fsp_baytrail: Update function disable code
Martin Roth
2014-12-05
2
-51
/
+1
*
fsp_baytrail: Kconfig update for Gold 3 FSP
Martin Roth
2014-12-05
1
-1
/
+1
*
fsp_baytrail: Update microcode for Gold 3 FSP release
Martin Roth
2014-12-05
2
-3
/
+9
*
FSP platform microcode: Update to remove Kconfig variable
Martin Roth
2014-12-05
4
-7
/
+4
*
fsp_baytrail: remove register option for TSEG size
Martin Roth
2014-12-05
2
-16
/
+2
*
fsp_baytrail: update printk to use FSP_INFO_LEVEL
Martin Roth
2014-12-05
1
-13
/
+13
*
fsp_baytrail: update for UPD_DEVICE_CHECK macro
Martin Roth
2014-12-05
1
-132
/
+52
*
fsp_baytrail: update to add the UPD_MEMDOWN_CHECK macro
Martin Roth
2014-12-05
2
-84
/
+65
*
fsp_baytrail: update for UPD_SPD_CHECK macro
Martin Roth
2014-12-05
1
-11
/
+2
*
fsp_baytrail: update to add the UPD_DEFAULT_CHECK macro
Martin Roth
2014-12-05
2
-161
/
+171
*
Replace hlt with halt()
Patrick Georgi
2014-12-02
6
-14
/
+9
*
Mark non-executable files non-executable
Patrick Georgi
2014-12-01
3
-0
/
+0
*
Replace hlt() loops with halt()
Patrick Georgi
2014-11-30
2
-6
/
+4
*
ACPI: Remove CBMEM TOC from GNVS
Kyösti Mälkki
2014-11-28
1
-1
/
+1
*
intel: Remove IRQ1 from possible PIRQ assignemnt.
Vladimir Serbinenko
2014-11-25
3
-24
/
+24
*
intel/fsp_baytrail: add new CPUID for Baytrail I step D0
Herve ELter
2014-11-24
1
-0
/
+1
*
intel/fsp_baytrail: add Gold3 FSP support
York Yang
2014-11-21
3
-3
/
+234
*
Replace includes of build.h with version.h
Kyösti Mälkki
2014-11-20
2
-8
/
+3
*
broadwell: move to per-device ACPI.
Vladimir Serbinenko
2014-11-19
6
-23
/
+64
*
fsp_baytrail: Fix ACPI 'Object is not referenced' warnings
Martin Roth
2014-11-19
1
-117
/
+117
*
fsp_baytrail: Update chip.h UPD entries to match names in fspvpd.h
Martin Roth
2014-11-19
2
-35
/
+35
*
baytrail: fix range check
Patrick Georgi
2014-11-18
1
-1
/
+2
*
intel: use crosscompiler readelf, instead of global
Patrick Georgi
2014-11-13
2
-4
/
+4
*
src: Too many terminators ';;' at end of stmts, stop Skynet
Edward O'Callaghan
2014-11-09
2
-2
/
+2
*
intel: Use 'FORCEWAKE_ACK_HSW' define over '0x130044'
Edward O'Callaghan
2014-11-08
1
-4
/
+4
*
Redundant addr '&' operator on func ptr's in struct initiator
Edward O'Callaghan
2014-11-04
1
-6
/
+6
*
{cpu,soc}: Use DEVICE_NOOP macro over dummy symbol
Edward O'Callaghan
2014-11-01
3
-15
/
+9
*
baytrail: Remove unused devicetree fields
Shawn Nematbakhsh
2014-10-28
1
-11
/
+0
*
baytrail: gfx: Don't configure hotplug + backlight registers
Shawn Nematbakhsh
2014-10-28
1
-18
/
+0
*
Baytrail/dptf: Always return 0 in TCPU._PPC
Kein Yuan
2014-10-28
1
-6
/
+1
*
baytrail: handle MRC being an ELF file
Aaron Durbin
2014-10-28
2
-5
/
+18
*
baytrail: Configure MSR for 2-core and 4-core P-state configutation
Duncan Laurie
2014-10-28
2
-30
/
+5
*
baytrail: move cache-as-ram base address to 0xfe000000
Aaron Durbin
2014-10-28
1
-1
/
+1
*
baytrail: romstage: Add function to check SW WP status for vboot
Shawn Nematbakhsh
2014-10-28
5
-0
/
+83
*
reg_script: default to n for ARCH_X86
Isaac Christensen
2014-10-22
1
-0
/
+1
*
cmos: Rename the CMOS related functions.
Gabe Black
2014-10-22
2
-2
/
+2
*
broadwell: Update Haswell and Broadwell E0 microcode
Duncan Laurie
2014-10-22
7
-3011
/
+3139
*
broadwell: Update microcode
Duncan Laurie
2014-10-22
6
-2242
/
+3011
*
broadwell: ACPI, romstage, and other updates
Duncan Laurie
2014-10-22
34
-240
/
+930
*
broadwell: Update D0 microcode to FFFF000E
Duncan Laurie
2014-10-22
3
-961
/
+1025
*
broadwell: Update microcode for supported CPUs
Duncan Laurie
2014-10-22
5
-9
/
+3269
*
broadwell: add new intel SOC
Duncan Laurie
2014-10-22
105
-0
/
+18223
*
baytrail: Move HDA verb table to Intel SOC common directory
Duncan Laurie
2014-10-22
5
-7
/
+7
*
baytrail: Move MRC cache code to a common directory
Duncan Laurie
2014-10-22
10
-35
/
+52
[next]