summaryrefslogtreecommitdiffstats
path: root/src/soc/intel
Commit message (Expand)AuthorAgeFilesLines
...
* src/soc: Get rid of most src/soc/Kconfig filesMartin Roth2022-06-241-5/+1
* soc/intel/adl: Cast size in systemagent.c to fix overflowEran Mitrani2022-06-231-2/+2
* soc/intel/alderlake/romstage: Add desktop UserBd optionsMichał Żygowski2022-06-231-1/+4
* soc/intel/alderlake: Fix PRMRR resource range calculation issueSubrata Banik2022-06-231-3/+19
* soc/intel/apollolake: Enable SATA Power OptimisationSean Rhodes2022-06-232-0/+6
* soc/intel/tigerlake: Replace spaces with tabsSean Rhodes2022-06-221-5/+5
* soc/intel/alderlake: add GPIO definitions for PCH-SMichał Kopeć2022-06-229-12/+1160
* soc/intel/alderlake: Remove menu option for MAX_PCIE_CLOCK_SRCCliff Huang2022-06-221-1/+0
* soc/intel: Add Meteor Lake SA device IDSubrata Banik2022-06-222-0/+2
* soc/cannonlake: Hook up Comet Lake U 06-a6-01 microcodeMichał Żygowski2022-06-221-1/+1
* soc/intel/mp_init: Skip before_post_cpus_init if !USE_COREBOOT_MP_INITSubrata Banik2022-06-221-0/+10
* soc/intel/alderlake: Allow possible options for MP InitSubrata Banik2022-06-222-3/+28
* soc/intel/cmn/block/cpu: Perform PRMRR sync on all coresSubrata Banik2022-06-221-0/+8
* intel/mp_init: Call `intel_reload_microcode()` before post_cpus_init()Subrata Banik2022-06-221-2/+1
* device/resource: Add _kb postfix for resource allocatorsKyösti Mälkki2022-06-2220-66/+66
* intel/broadwell,lynxpoint: Change formula around 4 GiBKyösti Mälkki2022-06-221-1/+1
* soc/intel/apollolake: Hook Up SataPortEnable to devicetreeSean Rhodes2022-06-202-1/+7
* soc/intel/alderlake/chip.c: Add missing ADL-S USB ports ACPI namesMichał Żygowski2022-06-201-0/+10
* soc/intel/apollolake: Hook up C1e to enhanced_cstatesSean Rhodes2022-06-202-0/+6
* soc/intel/apollolake: Hook up UfsEnabled to devicetreeSean Rhodes2022-06-202-0/+7
* soc/intel/apollolake: Allow configuring the LPC IO registersSean Rhodes2022-06-203-0/+20
* soc/intel/alderlake: Skip PCIe source clock assignment if incorrectCliff Huang2022-06-181-0/+4
* soc/intel/{alderlake, common}: Rename the pre_mem_ft structureSridhar Siricilla2022-06-173-15/+16
* soc/intel/denverton_ns: enable Denverton to use common msr definesJeff Daly2022-06-171-58/+2
* soc/intel/denverton_ns: enable Denverton to use common SoC SPI codeJeff Daly2022-06-173-6/+12
* soc/intel/denverton_ns: Define macro TOTAL_PADSEric Lai2022-06-171-0/+3
* soc/intel/xeon_sp: Define macro TOTAL_PADSEric Lai2022-06-171-0/+2
* soc/intel/skylake: Define macro TOTAL_PADSEric Lai2022-06-172-0/+4
* soc/intel/alderlake/report_platform.c: Add ADL-S identificationMichał Żygowski2022-06-171-1/+35
* soc/intel/alderlake: Unselect USB4 and TCSS options for ADL-SMichał Żygowski2022-06-162-5/+10
* soc/intel/alderlake/fsp_params.c: Add VccIn Aux Imon IccMax for ADL-SMichał Żygowski2022-06-161-1/+7
* soc/intel/adl: Add missing claimed memory regionsEran Mitrani2022-06-152-2/+232
* soc/intel/common: support for configurable memory regions claimed by SAEran Mitrani2022-06-153-11/+39
* soc/intel/alderlake: remove unnecessary test conditionJeremy Compostella2022-06-151-6/+2
* soc/intel/alderlake: remove unnecessary MSR definitionJeremy Compostella2022-06-151-1/+0
* soc/intel/alderlake/Kconfig: Unselect IPU for ADL-SMichał Żygowski2022-06-151-1/+1
* soc/intel/common/acpi: Fix warning in ASLVarshit B Pandya2022-06-151-31/+31
* soc/intel/cmn/cpu: API to initialize core PRMRRSubrata Banik2022-06-143-0/+32
* soc/intel/common: Remove use of CPUID_EXTENDED_CPU_TOPOLOGY_V2Ronak Kanabar2022-06-141-6/+1
* soc/intel/lpc: Set up default LPC decode rangesArthur Heymans2022-06-122-0/+82
* soc/intel/alderlake: Add Kconfig for Raptor LakeBora Guvendik2022-06-101-0/+7
* soc/intel/apollolake: Let coreboot set the VendorID and Subsystem IDSean Rhodes2022-06-101-0/+9
* soc/intel/alderlake: Drop enable_bios_reset_cpl() functionSubrata Banik2022-06-091-5/+0
* soc/intel/cmn/mp_init: Reload microcode patch before post_cpus_init()Subrata Banik2022-06-091-0/+3
* soc/intel/alderlake: Add config option for S3 ACPISean Rhodes2022-06-095-1/+61
* soc/intel/apollolake: Correct the maximum number of Heci devicesSean Rhodes2022-06-091-1/+1
* soc/intel/alderlake: add support for external source clockCliff Huang2022-06-091-1/+7
* soc/intel/alderlake: Add support for PCIe slot & device detect timeoutCliff Huang2022-06-092-0/+8
* soc/intel/cannonlake/acpi: Replace LLessEqual(a,b) with ASL 2.0 syntaxFelix Singer2022-06-092-9/+9
* soc/intel/cannonlake/acpi: Replace LNotEqual(a,b) with ASL 2.0 syntaxFelix Singer2022-06-092-2/+2
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-18 04:39:13 +0000