index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
soc
/
sifive
Commit message (
Expand
)
Author
Age
Files
Lines
*
src/soc to src/superio: Fix spelling errors
Martin Roth
2021-10-05
1
-3
/
+3
*
memlayout: Store region sizes as separate symbols
Julius Werner
2021-02-19
1
-2
/
+2
*
cbfs: Enable CBFS mcache on most chipsets
Julius Werner
2020-12-02
1
-2
/
+3
*
include/console/uart: make index parameter unsigned
Felix Held
2020-09-12
1
-1
/
+1
*
soc/sifive: Drop unneeded empty lines
Elyes HAOUAS
2020-08-24
5
-18
/
+0
*
treewide: Add Kconfig variable MEMLAYOUT_LD_FILE
Furquan Shaikh
2020-06-13
2
-0
/
+4
*
soc/sifive/fu540: Add chip_operations stub
Kyösti Mälkki
2020-05-28
2
-0
/
+8
*
src: Remove leading blank lines from SPDX header
Elyes HAOUAS
2020-05-18
1
-2
/
+0
*
src: Remove unused '#include <stddef.h>'
Elyes HAOUAS
2020-05-13
2
-2
/
+0
*
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-11
17
-17
/
+0
*
soc/sifive/fu540: Add missing '#include <commonlib/bsd/helpers.h>'
Elyes HAOUAS
2020-05-11
1
-0
/
+1
*
src/: Replace GPL boilerplate with SPDX headers
Patrick Georgi
2020-05-09
1
-8
/
+1
*
{security,soc}/*/Kconfig: Replace GPLv2 long form headers with SPDX header
Elyes HAOUAS
2020-05-08
1
-10
/
+1
*
soc/sifive: Use SPDX for GPL-2.0-only files
Angel Pons
2020-04-05
15
-195
/
+30
*
soc: Remove copyright notices
Patrick Georgi
2020-03-18
21
-22
/
+0
*
soc/{samsung,sifive}: Fix typos
Elyes HAOUAS
2020-02-24
1
-1
/
+1
*
src: Replace min/max() with MIN/MAX()
Elyes HAOUAS
2019-12-20
1
-2
/
+2
*
soc/{amd,cavium,mediatek,sifive}: Remove unused <stdlib.h>
Elyes HAOUAS
2019-12-19
1
-1
/
+0
*
fmap: Make FMAP_CACHE mandatory if it is configured in
Julius Werner
2019-12-11
1
-0
/
+1
*
Change all clrsetbits_leXX() to clrsetbitsXX()
Julius Werner
2019-12-04
2
-8
/
+8
*
soc/sifive/fu540: Support booting from SD card
Xiang Wang
2019-11-14
1
-0
/
+2
*
lib/cbmem_top: Add a common cbmem_top implementation
Arthur Heymans
2019-11-01
1
-1
/
+1
*
soc/{mediatek,sifive}: Remove unused 'include <arch/barrier.h>'
Elyes HAOUAS
2019-11-01
1
-1
/
+0
*
soc/sifive/fu540: test and fix code of fu540 spi
Xiang Wang
2019-10-16
1
-2
/
+27
*
soc/sifive/fu540: add code for spi and map flash to memory spaces
Xiang Wang
2019-08-12
5
-28
/
+582
*
soc/sifive/fu540: Add opensbi support
Patrick Rudolph
2019-08-05
2
-2
/
+11
*
arch/non-x86: Flip HAVE_MONOTONIC_TIMER default
Kyösti Mälkki
2019-07-09
1
-2
/
+0
*
src/mb/sifive/hifive-unleashed: initialize Gigabit Ethernet Controller
Xiang Wang
2019-03-18
1
-0
/
+35
*
device/mmio.h: Add include file for MMIO ops
Kyösti Mälkki
2019-03-04
4
-4
/
+4
*
riscv: ARCH_RISCV_RV{32,64} selects ARCH_RISCV
Ronald G. Minnich
2019-01-24
1
-1
/
+0
*
riscv: create Kconfig architecture features for new parts
Ronald G. Minnich
2019-01-17
1
-0
/
+4
*
console: Change BOOTBLOCK_CONSOLE default to `y`
Nico Huber
2019-01-14
1
-1
/
+0
*
riscv: fix non-SMP support
Philipp Hug
2018-12-07
1
-1
/
+1
*
soc/sifive/fu540: Add helper function to get tlclk frequency
Jonathan Neuschäfer
2018-12-05
3
-5
/
+13
*
soc/sifive/fu540: Load PLL settings from a struct
Jonathan Neuschäfer
2018-12-04
1
-84
/
+72
*
soc/sifive/fu540: Simplify UART refclk calculation
Jonathan Neuschäfer
2018-12-03
3
-5
/
+4
*
riscv: add support smp_pause / smp_resume
Xiang Wang
2018-11-05
4
-27
/
+11
*
sifive/fu540: correct cbmem support
Philipp Hug
2018-10-30
2
-2
/
+7
*
soc/sifive/fu540: Document #if ENV_ROMSTAGE line
Jonathan Neuschäfer
2018-09-26
1
-3
/
+2
*
soc/sifive/fu540: Remove PLL parameters from sdram.c
Jonathan Neuschäfer
2018-09-26
1
-2
/
+0
*
sifive/hifive-unleashed: enable CBMEM support
Philipp Hug
2018-09-15
1
-0
/
+1
*
soc/sifive: move ram_resource to mainboard
Philipp Hug
2018-09-15
1
-20
/
+0
*
soc/sifive/fu540: Implement uart_platform_refclk for UART divisor calculation
Philipp Hug
2018-09-14
1
-1
/
+8
*
soc/sifive/fu540: Initialize SDRAM
Philipp Hug
2018-09-14
3
-1
/
+240
*
soc/sifive/fu540: Switch clock to 1GHz in romstage
Philipp Hug
2018-09-14
2
-16
/
+46
*
soc/sifive/fu540: create ram_resource with actual memory size
Philipp Hug
2018-09-14
1
-0
/
+20
*
arch/riscv: provide a monotonic timer
Philipp Hug
2018-09-14
1
-0
/
+4
*
soc/sifive/fu540: add SiFive supplied header files for SDRAM initialization
Philipp Hug
2018-09-14
3
-0
/
+1664
*
soc/sifive/fu540: Get SDRAM controller out of reset
Philipp Hug
2018-09-13
1
-0
/
+34
*
soc/sifive/fu540: Update clock settings according SiFive bootloader
Philipp Hug
2018-09-13
1
-8
/
+30
[next]