summaryrefslogtreecommitdiffstats
path: root/src/soc
Commit message (Expand)AuthorAgeFilesLines
* soc/amd/stoneyridge: Add IO access functions for PMxMarshall Dawson2019-05-104-12/+48
* soc/intel/braswell/smbus: Enable early SMBus in romstageMichał Żygowski2019-05-102-0/+30
* soc/intel/cannonlake: Fix pcie clock numberLijian Zhao2019-05-092-2/+7
* Change the guard for bootblock_systemagent_early_init to ENV_BOOTBLOCKRonald G. Minnich2019-05-091-1/+1
* soc/intel/common/acpi: Remove EC PTS/WAK dynamic loadingLijian Zhao2019-05-092-16/+0
* soc/amd/stoneyridge: Add iomux read/write functionsMarshall Dawson2019-05-083-12/+42
* soc/amd/stoneyridge: Finish read/write misc registersMarshall Dawson2019-05-083-4/+26
* soc/amd/stoneyridge: Add aoac_ read/write functionsMarshall Dawson2019-05-083-6/+16
* soc/amd/stoneyridge: Rewrite smbus_read/write, add asfMarshall Dawson2019-05-084-33/+101
* soc/amd/stoneyridge: Rearrange sb_util.cMarshall Dawson2019-05-081-84/+121
* soc/amd/stoneyridge: Rename AcpiMmio blocksMarshall Dawson2019-05-088-60/+72
* mb/google/sarien: Add SMBIOS type 9 fieldsLijian Zhao2019-05-071-0/+1
* soc/intel/skylake: remove PrimaryDisplay checkMaxim Polyakov2019-05-071-5/+1
* soc/skl/memmap: calculate mem size even if IGD undefined in devtreeMaxim Polyakov2019-05-071-12/+7
* intel/fsp1_1: Drop remnants of `pei_data`Nico Huber2019-05-079-241/+0
* soc/intel/bsw: Move memory init values into `romstage.h`Nico Huber2019-05-072-3/+4
* intel/fsp1_1: Move MRC cache pointers into `romstage_params`Nico Huber2019-05-074-27/+6
* intel/fsp1_1: Drop `boot_mode` from `pei_data`Nico Huber2019-05-072-4/+0
* soc/intel/apollolake: Reset GPI IS & IE registers at ramstageKarthikeyan Ramasubramanian2019-05-062-9/+6
* soc/intel/cannonlake/acpi: Add board level s0ix call backEric Lai2019-05-061-0/+10
* soc/apollolake: Add ramstage hookFelix Singer2019-05-062-0/+35
* soc/amd/stoneyridge: Correct bugs in lpc.cMarshall Dawson2019-05-061-26/+13
* soc/amd/stoneyridge: Move acpi_fill_mcfg to northbridgeMarshall Dawson2019-05-062-13/+12
* Fix code that would trip -Wtype-limitsJulius Werner2019-05-067-13/+11
* soc/intel/braswell/Makefile.inc: Remove commented-out lineFrans Hendriks2019-05-061-2/+0
* soc/skylake: Add missing PCH IDsMarius Genheimer2019-05-062-0/+10
* mediatek/mt8183: Wait 200us for voltages to settleTristan Shieh2019-05-061-0/+6
* soc/intel/cannonlake: Add GPIO dual-route support.Tim Wawrzynczak2019-05-061-0/+1
* soc/intel/common: Add new PAD_CFG macro.Tim Wawrzynczak2019-05-061-0/+7
* soc/amd/common: Introduce module_dispatch()Kyösti Mälkki2019-05-061-16/+39
* {soc, southbridge} : Correct typo in commentFrans Hendriks2019-05-031-1/+1
* sdm845: Add QCLib to RomStage to perform IP initT Michael Turney2019-05-037-16/+75
* sdm845: Combine BB with QC-Sec for ROM bootT Michael Turney2019-05-034-5/+5
* soc/intel/braswell: add default option to use public FSPMatt DeVillier2019-05-034-31/+15
* sdm845: Add USB support on cheza platformChandana Kishori Chiluveru2019-05-026-6/+1089
* qualcomm: Add QCLib interface support to common/T Michael Turney2019-05-026-0/+390
* sdm845: Select VBOOT_MIGRATE_WORKING_DATA, now requiredT Michael Turney2019-05-021-0/+1
* soc/intel/icelake: Correct the GPE DWx mapping for GPIO groupsSubrata Banik2019-05-021-11/+12
* soc/intel/icelake: Select FSP_M_XIPSubrata Banik2019-05-021-0/+1
* soc/intel/icelake: Move power_state functions to pmutil.cSubrata Banik2019-05-023-87/+64
* soc/intel/{broadwell, skylake}: Remove unused pch_log_state() declarationSubrata Banik2019-05-022-2/+0
* soc/intel/icelake: Add chipset event loggingSubrata Banik2019-05-023-2/+133
* soc/intel/icelake: Clear PMCON status bitsSubrata Banik2019-05-023-0/+19
* mb/google/sarien: Disable S5 wake on LAN by defaultEric Lai2019-05-012-0/+8
* soc/intel/common: Set RX_DISABLE for pads configured as NCFurquan Shaikh2019-05-011-3/+9
* rockchip: rk3399: increase memory for fit payload.Marty E. Plummer2019-04-301-2/+2
* vboot: refactor OPROM codeJoel Kitching2019-04-3014-14/+14
* rockchip/rk3399: Select VBOOT_MIGRATE_WORKING_DATAJulius Werner2019-04-291-0/+1
* mediatek: Add function to raise the CPU frequencyTristan Shieh2019-04-295-2/+9
* mediatek/mt8183: Set CPU frequency to 1417MHzTristan Shieh2019-04-291-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-16 18:53:42 +0000