index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
soc
Commit message (
Expand
)
Author
Age
Files
Lines
...
*
soc/intel/skylake: Fix DSX_CFG macro name for AC_PRESENT
Furquan Shaikh
2017-12-05
2
-2
/
+2
*
amd/stoneyridge: Transfer functions from early_setup.c to southbridge.c
Richard Spiegel
2017-12-04
3
-258
/
+249
*
soc/intel/apollolake: Add PNP config
Divya Chellap
2017-12-02
5
-0
/
+860
*
riscv: Remove config string support
Jonathan Neuschäfer
2017-12-02
1
-1
/
+0
*
soc/intel/cannonlake: Initialize PMC controller
Subrata Banik
2017-12-02
3
-89
/
+32
*
soc/intel/common/block: Add Intel common PMC controller support for KBL, APL
Subrata Banik
2017-12-02
8
-219
/
+248
*
soc/amd/stoneyridge: Add GPIO40 to GPIO list
Martin Roth
2017-12-02
1
-0
/
+1
*
soc/amd/stoneyridge: Add RunOnAP support
Marc Jones
2017-12-02
2
-19
/
+78
*
amd/stoneyridge: Update def_callouts.c to reset using reset.c
Martin Roth
2017-12-01
1
-4
/
+6
*
soc/amd/stoney: clean up and update reset.c
Martin Roth
2017-12-01
4
-20
/
+37
*
acpi/tpm: remove non-existent IRQ for Infineon TPM chip
Matt DeVillier
2017-11-30
3
-3
/
+0
*
amd/{hudson,stoneyridge}: fix out of bounds read
Richard Spiegel
2017-11-30
1
-3
/
+3
*
acpi/tpm: update TPM preprocessor guards
Matt DeVillier
2017-11-30
3
-3
/
+3
*
soc/intel/skylake: Set low maximum temperature threshold for Thermal Device
Subrata Banik
2017-11-30
6
-0
/
+140
*
soc/intel/{APL,GLK}: Use Intel SRAM common code
V Sowmya
2017-11-30
3
-74
/
+1
*
soc/intel/common: Add Intel SRAM common code support
V Sowmya
2017-11-30
4
-0
/
+87
*
soc/amd/stoneyridge: Add mainboard call for SPD values
Marc Jones
2017-11-29
4
-71
/
+57
*
soc/intel/skylake: Make use of Intel common DSP block
Subrata Banik
2017-11-28
5
-38
/
+2
*
google/scarlet: support kd097d04 panel
Lin Huang
2017-11-28
2
-2
/
+3
*
rockchip/rk3399: support dual mipi dsi
Lin Huang
2017-11-28
8
-131
/
+217
*
rockchip/rk3399: mipi: properly configure PHY timing
Lin Huang
2017-11-28
2
-12
/
+88
*
rockchip/rk3399: improve mipi transfer flow
Lin Huang
2017-11-28
2
-12
/
+64
*
rockchip/rk3399: mipi: correct Feedback divider setting
Lin Huang
2017-11-28
1
-22
/
+67
*
rockchip/rk3399: mipi: correct phy parameter setting
Lin Huang
2017-11-28
2
-31
/
+76
*
rockchip/rk3399: mipi: Fix LOOP_DIV_HIGH_SEL to be 4 bits wide
Lin Huang
2017-11-28
1
-1
/
+1
*
intel/common/block: Add SKL CSME device ID
Subrata Banik
2017-11-28
1
-0
/
+1
*
AMD platforms: Fix ASL comment that implies "\_SB" is southbridge
Martin Roth
2017-11-28
1
-1
/
+1
*
soc/intel/cannonlake: Add PM methods to power gate SD card controller
Vaibhav Shankar
2017-11-23
1
-0
/
+17
*
soc/intel/cannonlake: Invoke pmc and hard reset only if CSE fails to reset
John Zhao
2017-11-23
1
-1
/
+3
*
Constify struct cpu_device_id instances
Jonathan Neuschäfer
2017-11-23
9
-9
/
+9
*
soc/amd/common: Include appropriate headers in dimm_spd.h
Marc Jones
2017-11-23
1
-0
/
+4
*
soc/amd/stoneyridge: Get entire DDR4 SPD
Marc Jones
2017-11-23
2
-1
/
+6
*
Create SOC description file soc.asl
Richard Spiegel
2017-11-22
3
-0
/
+28
*
src/soc/intel/apollolake: move TCO1 disable into bootblock
Vadim Bendebury
2017-11-21
2
-11
/
+7
*
soc/amd/stoneyridge: Add ELOG to SMM
John E. Kabat Jr
2017-11-21
1
-0
/
+68
*
amd/stoneyridge/spi: Fix reads greater than 5 bytes
Marshall Dawson
2017-11-21
1
-4
/
+4
*
soc/amd/common: Remove duplicated #include amd_pci_int_defs.h
Richard Spiegel
2017-11-21
1
-1
/
+0
*
soc/intel/cannonlake: Add ACPI workaround for EMMC
Lijian Zhao
2017-11-20
1
-0
/
+20
*
amd/stoneyridge: Fix SPD files and functions camel case
Marc Jones
2017-11-20
6
-22
/
+21
*
Move amd/stoneyridge/include/amd_pci_int_defs.h to include/soc/
Richard Spiegel
2017-11-17
3
-2
/
+2
*
soc/intel/cannonlake: fix gpio pin numbers
Bora Guvendik
2017-11-17
1
-165
/
+169
*
soc/intel/cannonlake: Add cpu.asl file
Shaunak Saha
2017-11-17
1
-0
/
+43
*
amd/stoneyridge: Enable SMI trap on SlpTyp
Marshall Dawson
2017-11-17
1
-0
/
+18
*
amd/stoneyridge: Add SlpTyp SMI handler
Marshall Dawson
2017-11-17
1
-0
/
+68
*
amd/stoneyridge: Add SPI controller driver
Marshall Dawson
2017-11-17
3
-1
/
+234
*
vendorcode/amd/pi/00670F00: Get rid of filecodes, replace filecode.h
Martin Roth
2017-11-16
1
-2
/
+0
*
mb/{amd/gardenia,google/kahlee}: move carrizo_fch.asl code to soc
Richard Spiegel
2017-11-15
1
-0
/
+139
*
soc/intel/skylake: Make use of common CSE code for skylake
Subrata Banik
2017-11-15
4
-395
/
+19
*
soc/intel/common: Use HOST_CSR to get circular Buffer Depth
Subrata Banik
2017-11-15
1
-1
/
+1
*
soc/intel/common: Add HECI message retry count
Subrata Banik
2017-11-15
1
-54
/
+74
[prev]
[next]