index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
soc
Commit message (
Expand
)
Author
Age
Files
Lines
*
soc/sifive: Use SPDX for GPL-2.0-only files
Angel Pons
2020-04-05
15
-195
/
+30
*
soc/ucb: Use SPDX for GPL-2.0-only files
Angel Pons
2020-04-05
1
-12
/
+2
*
soc/amd: Use SPDX for GPL-2.0-only files
Angel Pons
2020-04-05
125
-1618
/
+250
*
Drop explicit NULL initializations from `device_operations`
Elyes HAOUAS
2020-04-05
32
-54
/
+0
*
soc/intel/xeon_sp/cpx: Add multi-core init
Andrey Petrov
2020-04-04
4
-8
/
+100
*
soc/intel/skylake: vr_config: enable PSI3 and PSI4 by default
Michael Niewöhner
2020-04-03
1
-9
/
+9
*
soc/intel/braswell: add ACPI backlight support
Matt DeVillier
2020-04-02
2
-0
/
+12
*
soc/intel/baytrail: add ACPI backlight support
Matt DeVillier
2020-04-02
2
-0
/
+11
*
soc/intel/broadwell: add ACPI backlight support
Matt DeVillier
2020-04-02
2
-5
/
+16
*
Trim `.acpi_fill_ssdt_generator` and `.acpi_inject_dsdt_generator`
Nico Huber
2020-04-02
27
-54
/
+54
*
soc/intel/tigerlake: Add macros and SPD information for DDR4
Furquan Shaikh
2020-04-02
1
-0
/
+16
*
soc/intel/tigerlake: Reorganize memory initialization support
Furquan Shaikh
2020-04-02
2
-139
/
+282
*
soc/amd/common/psp: Move definitions into a private file
Marshall Dawson
2020-04-02
3
-62
/
+75
*
soc/amd/common/psp: Move early init to soc
Felix Held
2020-04-02
7
-126
/
+75
*
soc/amd/common/psp: Consolidate FW blob load functions
Marshall Dawson
2020-04-02
4
-35
/
+39
*
soc/amd/common/psp: Make common function to print status
Marshall Dawson
2020-04-02
1
-18
/
+18
*
soc/intel/tigerlake: Remove Jasper Lake SoC references
Aamir Bohra
2020-04-01
37
-2926
/
+977
*
soc/intel/{tgl,jsl}: Use soc/intel/jasperlake for Jasper Lake SoC
Aamir Bohra
2020-04-01
5
-20
/
+8
*
soc/intel/common/block: Add missing include
Rizwan Qureshi
2020-03-31
1
-0
/
+1
*
security/vboot: relocate and rename vboot_platform_is_resuming()
Bill XIE
2020-03-31
5
-13
/
+17
*
soc/intel/common/block/cse: Add check for CSE enabled
Wim Vervoorn
2020-03-31
1
-0
/
+4
*
security/vboot: Decouple measured boot from verified boot
Bill XIE
2020-03-31
6
-6
/
+6
*
intel/fsp2_0: Make FSP_USE_REPO a SoC opt-in
Johanna Schander
2020-03-30
6
-0
/
+13
*
soc/intel/{icelake, tigerlake}: Remove DDI A lane programming
Ronak Kanabar
2020-03-30
2
-38
/
+0
*
soc/amd/picasso: Add helper functions for finding SOC type
Martin Roth
2020-03-30
3
-0
/
+43
*
soc/intel/tigerlake: Configure IOM_TYPEC_SW_CONFIGURATION_3
Brandon Breitenstein
2020-03-30
2
-0
/
+10
*
soc/amd/picasso: Add and use CPUID defines for Picasso and Raven2
Martin Roth
2020-03-29
2
-2
/
+5
*
soc/amd/picasso: Add Kconfig option for chip footprint
Felix Held
2020-03-29
1
-0
/
+10
*
soc/intel/skylake: Hook up GMA ACPI brightness controls
Matt DeVillier
2020-03-28
2
-0
/
+12
*
soc/intel/common: Hook up GMA ACPI brightness controls
Matt DeVillier
2020-03-28
2
-7
/
+27
*
soc/intel/jasperlake: Remove Tiger Lake SoC code from Jasper Lake
Aamir Bohra
2020-03-28
66
-3250
/
+939
*
soc/intel/jasperlake: Add Jasper Lake SoC support
Aamir Bohra
2020-03-28
93
-0
/
+10462
*
soc/intel/xeon_sp: Add basic Cooperlake-SP support
Andrey Petrov
2020-03-26
15
-0
/
+765
*
soc/intel/xeon_sp: Configure P2SB BAR in bootblock
Andrey Petrov
2020-03-26
1
-0
/
+6
*
soc/intel/xeon_sp: Refactor code to allow for additional CPUs types
Andrey Petrov
2020-03-26
32
-186
/
+265
*
create stdio.h and stdarg.h for {,v}snprintf
Joel Kitching
2020-03-25
1
-0
/
+1
*
amd/common/acpi: move thermal zone to common location
Michał Żygowski
2020-03-25
1
-0
/
+92
*
soc/intel/cometlake: Use IntelFSP repo
Felix Singer
2020-03-25
1
-1
/
+2
*
acpi: correct the processor devices scope
Michał Żygowski
2020-03-25
7
-34
/
+51
*
soc/intel/xeon_sp: Enable LPC generic IO decode range
Johnny Lin
2020-03-25
5
-0
/
+33
*
soc/intel/tigerlake: Configure Hyperthreading
Wonkyu Kim
2020-03-25
2
-2
/
+5
*
intel/broadwell: Correct backlight-PWM divider
Nico Huber
2020-03-24
1
-2
/
+2
*
soc/intel/tigerlake: Update DCACHE_BSP_STACK_SIZE
Tim Wawrzynczak
2020-03-23
1
-2
/
+4
*
acpi: Change Processor ACPI Name (Intel only)
Christian Walter
2020-03-23
10
-70
/
+70
*
soc/intel/braswell: Clean up
Angel Pons
2020-03-23
26
-839
/
+724
*
soc/intel/cfl/vr_config: Add 8-core desktop CPU support
Patrick Rudolph
2020-03-23
1
-0
/
+2
*
src: capitalize 'APIC'
Elyes HAOUAS
2020-03-23
2
-8
/
+8
*
soc/intel/tigerlake: Make PCH_DEV_UART3 macro definition proper
Subrata Banik
2020-03-21
1
-1
/
+1
*
soc/intel: Enable GPIO functions in verstage
Bora Guvendik
2020-03-20
1
-0
/
+1
*
soc/intel/denverton_ns: Implement AES-NI Lock
Julien Viard de Galbert
2020-03-20
2
-0
/
+9
[next]