summaryrefslogtreecommitdiffstats
path: root/src/southbridge/intel/i82371eb/i82371eb.h
Commit message (Expand)AuthorAgeFilesLines
* tree: drop last paragraph of GPL copyright headerPatrick Georgi2015-10-311-4/+0
* Remove address from GPLv2 headersPatrick Georgi2015-05-211-1/+1
* i82371eb & qemu: Move to per-device ACPI.Vladimir Serbinenko2014-12-181-0/+1
* Drop prototype guarding for romccStefan Reinauer2013-05-101-10/+3
* GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«Paul Menzel2013-03-011-1/+1
* In 2007 Adrian Reber suggested that we drop ASSEMBLY in favor of __ASSEMBLER__.Stefan Reinauer2011-04-101-1/+1
* Get rid of some unneeded function prototypes in romstage.c files.Uwe Hermann2010-12-071-0/+6
* Tobias Diedrich wrote:Tobias Diedrich2010-11-291-0/+2
* After finding the missing bit poweroff works now.Tobias Diedrich2010-11-271-2/+49
* Remove various .c #includes from Intel 440BX/82371EB boards.Uwe Hermann2010-10-091-0/+9
* Make ASUS P3B-F RAM init actually work by enabling SPD access.Uwe Hermann2010-09-191-0/+1
* drop __ROMCC__ define checks.. __PRE_RAM__ is what the code should be looking...Stefan Reinauer2010-03-281-1/+1
* Split the two usages of __ROMCC__:Myles Watson2009-11-061-1/+1
* Add few missing prototypes, and remove few unused (thus lonelly) variables.Maciej Pijanka2009-10-271-0/+1
* Please bear with me - another rename checkin. This qualifies as trivial, noStefan Reinauer2008-01-181-1/+1
* Improve support for the Intel 82371FB/SB/AB/EB/MB southbridge(s):Uwe Hermann2007-11-301-10/+41
* Intel 82371EB: Some code simplifications (trivial).Uwe Hermann2007-06-031-1/+0
* Intel 82371EB: Add IDE init support.Uwe Hermann2007-05-291-6/+17
* Init for the Intel 82371EB southbridge: make all ROM/BIOS regionsUwe Hermann2007-05-271-0/+2
* Correct the RAM checking code to _not_ check the range from 640 KB - 1 MB,Uwe Hermann2007-05-031-0/+32
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-09 10:14:28 +0000