summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
...
* rk3288: Pass SPI bus speed in as parameter to init functionDavid Hendricks2015-04-043-9/+5
* build system: Introduce manual file typePatrick Georgi2015-04-042-10/+10
* x86: rename ldscript_failover.ld to failover.ldPatrick Georgi2015-04-042-1/+1
* tegra132: implement platform_prog_run()Aaron Durbin2015-04-031-30/+7
* tegra124: implement platform_prog_run()Aaron Durbin2015-04-031-18/+21
* rmodule: use struct prog while loading rmodulesAaron Durbin2015-04-035-32/+32
* program loading: unify on struct progAaron Durbin2015-04-0311-99/+62
* program loading: add prog_run() functionAaron Durbin2015-04-0315-22/+95
* program loading: introduce struct progAaron Durbin2015-04-0316-170/+215
* pinky: Move some init to mainboard bootblockDavid Hendricks2015-04-022-21/+33
* rk3288/pinky: Move uart address to mainboard KconfigDavid Hendricks2015-04-022-5/+5
* rk3288: remove duplicated #define `PERI_ACLK_DIV_SHIFT`Aaron Durbin2015-04-021-1/+0
* Nyans: replace cpu_reset with hard_resetDaisuke Nojiri2015-04-0216-96/+22
* Broadwell: Select PCIE_L1_SUB_STATE and apply Broadwell settings.Kenji Chen2015-04-022-0/+8
* pistachio: add gpio type definitionVadim Bendebury2015-04-021-0/+25
* Clean up architecture-specific KconfigsJulius Werner2015-04-025-15/+20
* build system: extend src-to-obj for non-.c/.S filesPatrick Georgi2015-04-024-8/+8
* urara: Fix CBFS header definitionsVadim Bendebury2015-04-022-5/+4
* urara: Configure UART line control to 8N1Ionela Voinescu2015-04-021-0/+4
* mips: do not place branch instructions in branch delay slotVadim Bendebury2015-04-021-2/+6
* coreboot: rk3288: add new ddr config and support ddr3 freq up to 800mhzjinkun.hong2015-04-023-12/+105
* rockchip: support pwm regulatorhuang lin2015-04-027-6/+240
* rockchip: support i2c clock settinghuang lin2015-04-027-1/+75
* pinky: Force delay for EC SPI transfersDavid Hendricks2015-04-021-0/+4
* veyron_pinky: Add rev2 support, clean up mainboard.cJulius Werner2015-04-027-65/+121
* veyron: select rw romstage using vboot2Daisuke Nojiri2015-04-028-12/+50
* southbridge/amd/pi: Add initialization of 8254 and 8259Dave Frodin2015-04-021-0/+8
* broadwell: Disable ADSP power gating feature by defaultDuncan Laurie2015-04-022-13/+18
* chromeec: Add wakeup delay after SPI /CS assertionDavid Hendricks2015-04-022-0/+12
* samus: Fix codec interrupt and add GPIO definesDuncan Laurie2015-04-022-22/+39
* chromeec: Fix logging of EC wake eventsDuncan Laurie2015-04-021-27/+6
* samus: Clean up touch wake sourcesDuncan Laurie2015-04-021-14/+28
* broadwell: Add event log entry for GPIO27Duncan Laurie2015-04-021-0/+4
* arm: Prevent compilation of old, experimental SMP supportJulius Werner2015-04-022-1/+6
* Broadwell: Reg_Script: add END tag to array "smbus_init_script"Ryan Lin2015-04-021-0/+2
* samus: Fix and clean up GPIOs and EC info/eventsDuncan Laurie2015-04-026-26/+10
* chromeec: Add battery status event and re-enable _BIXDuncan Laurie2015-04-023-4/+22
* Broadwell: Synchronize for power management with FRCKenji Chen2015-04-024-0/+41
* Broadwell: Synchronize RO, Link Arbiter, and OBFF with FRCKenji Chen2015-04-021-2/+7
* Broadwell: Revise programming flow for write-once registersKenji Chen2015-04-021-4/+3
* broadwell: Configure IOSF Port and Grant CountKenji Chen2015-04-021-1/+25
* vpd: retrieve mac addresses and pass them to bootloaderVadim Bendebury2015-04-022-0/+87
* Samus: Synchronization with FRC to enable PCIe Relaxed Order.Kenji Chen2015-04-021-0/+3
* samus: Ensure PD controller is in RO mode for recoveryDuncan Laurie2015-04-021-1/+2
* chromeec: Add support for v3 commands on LPCDuncan Laurie2015-04-021-2/+167
* chromeec: Add commands to check PD image typeDuncan Laurie2015-04-022-1/+60
* chromeec: Update ec_commands.h from EC repositoryDuncan Laurie2015-04-021-42/+697
* baytrail: Change USB3 PLL VCO and iCLK PLL current on BYT-M/D CPUKein Yuan2015-04-021-0/+9
* broadwell: Update PCIe configuration to follow BWGKane Chen2015-04-021-0/+1
* chromeos: Add WiFi calibration CBMEM entry pointer to coreboot tableVadim Bendebury2015-04-023-0/+4
generated by cgit v1.2.3 (git 2.25.1) at 2024-09-15 01:54:49 +0000