From cc46e73a0221d08a30c78adfc568f162cdda407d Mon Sep 17 00:00:00 2001 From: Stefan Reinauer Date: Fri, 13 Mar 2009 00:44:09 +0000 Subject: ACPI implementation for i945, ICH7, Kontron 986LCD-M Signed-off-by: Stefan Reinauer Acked-by: Patrick Georgi git-svn-id: svn://svn.coreboot.org/coreboot/trunk@3999 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1 --- src/northbridge/intel/i945/acpi/i945.asl | 73 ++++++++++++++++++++++++++++++++ 1 file changed, 73 insertions(+) create mode 100644 src/northbridge/intel/i945/acpi/i945.asl (limited to 'src/northbridge/intel/i945/acpi/i945.asl') diff --git a/src/northbridge/intel/i945/acpi/i945.asl b/src/northbridge/intel/i945/acpi/i945.asl new file mode 100644 index 000000000000..e6ba95d00dcd --- /dev/null +++ b/src/northbridge/intel/i945/acpi/i945.asl @@ -0,0 +1,73 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2007-2009 coresystems GmbH + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License as + * published by the Free Software Foundation; version 2 of + * the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, + * MA 02110-1301 USA + */ + +Include ("../../../northbridge/intel/i945/acpi/i945_hostbridge.asl") + +/* PCI Device Resource Consumption */ +Device (PDRC) +{ + Name (_HID, EISAID("PNP0C02")) + Name (_UID, 1) + Name (PDRS, ResourceTemplate() { + Memory32Fixed(ReadWrite, 0x00000000, 0x00004000, RCRB) // RCBA + Memory32Fixed(ReadWrite, 0x00000000, 0x00004000, MCHB) // MCHBAR + Memory32Fixed(ReadWrite, 0x00000000, 0x00001000, DMIB) // DMIBAR + Memory32Fixed(ReadWrite, 0x00000000, 0x00001000, EGPB) // EPBAR + Memory32Fixed(ReadWrite, 0x00000000, 0x00000000, PCIE) // PCIE BAR + Memory32Fixed(ReadWrite, 0xfed20000, 0x00070000, ICHB) // Misc ICH + }) + + // Current Resource Settings + Method (_CRS, 0, Serialized) + { + CreateDwordField(PDRS, ^RCRB._BAS, RBR0) + ShiftLeft(\_SB.PCI0.LPCB.RCBA, 14, RBR0) + + CreateDwordField(PDRS, ^MCHB._BAS, MBR0) + ShiftLeft(\_SB.PCI0.MCHC.MHBR, 14, MBR0) + + CreateDwordField(PDRS, ^DMIB._BAS, DBR0) + ShiftLeft(\_SB.PCI0.MCHC.DMBR, 12, DBR0) + + CreateDwordField(PDRS, ^EGPB._BAS, EBR0) + ShiftLeft(\_SB.PCI0.MCHC.EPBR, 12, EBR0) + + CreateDwordField(PDRS, ^PCIE._BAS, PBR0) + ShiftLeft(\_SB.PCI0.MCHC.PXBR, 26, PBR0) + + CreateDwordField(PDRS, ^PCIE._LEN, PSZ0) + ShiftLeft(0x10000000, \_SB.PCI0.MCHC.PXSZ, PSZ0) + + Return(PDRS) + } +} + +// PCIe graphics port 0:1.0 +Include ("../../../northbridge/intel/i945/acpi/i945_peg.asl") + +// Integrated graphics 0:2.0 +Include ("../../../northbridge/intel/i945/acpi/i945_igd.asl") + +Scope (\) +{ + // backlight control, display switching, lid + Include ("acpi/video.asl") +} -- cgit v1.2.3