blob: 5c44f639296b3d1adfef7ca7e38d583f959123b2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
|
/* SPDX-License-Identifier: GPL-2.0-only */
/* This file is part of the coreboot project. */
#ifndef __ARCH_STAGES_H
#define __ARCH_STAGES_H
#include <stdint.h>
#include <main_decl.h>
void stage_entry(uintptr_t stage_arg);
/* This function is the romstage platform entry point, and should contain all
chipset and mainboard setup until DRAM is initialized and accessible. */
void platform_romstage_main(void);
/* This is an optional hook to run further chipset or mainboard code after DRAM
and associated support frameworks (like CBMEM) have been initialized. */
void platform_romstage_postram(void);
#endif
|
