1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
|
/* SPDX-License-Identifier: GPL-2.0-only */
/* This file is part of the coreboot project. */
#include <acpi/acpigen.h>
#include <device/pci.h>
#include <device/pci_ids.h>
#include <intelblocks/sd.h>
#if CONFIG(HAVE_ACPI_TABLES)
static void sd_fill_ssdt(const struct device *dev)
{
const char *path;
struct acpi_gpio default_gpio = { 0 };
struct acpi_dp *dp;
if (!dev->enabled)
return;
if (sd_fill_soc_gpio_info(&default_gpio, dev) != 0)
return;
/* Use device path as the Scope for the SSDT */
path = acpi_device_path(dev);
if (!path)
return;
acpigen_write_scope(path);
acpigen_write_name("_CRS");
/* Write GpioInt() as default (if set) or custom from devicetree */
acpigen_write_resourcetemplate_header();
acpi_device_write_gpio(&default_gpio);
acpigen_write_resourcetemplate_footer();
/* Bind the cd-gpio name to the GpioInt() resource */
dp = acpi_dp_new_table("_DSD");
if (!dp)
return;
acpi_dp_add_gpio(dp, "cd-gpio", path, 0, 0, 1);
acpi_dp_write(dp);
acpigen_pop_len();
}
#endif
static struct device_operations dev_ops = {
.read_resources = pci_dev_read_resources,
.set_resources = pci_dev_set_resources,
.enable_resources = pci_dev_enable_resources,
#if CONFIG(HAVE_ACPI_TABLES)
.acpi_fill_ssdt = sd_fill_ssdt,
#endif
.ops_pci = &pci_dev_ops_pci,
};
static const unsigned short pci_device_ids[] = {
PCI_DEVICE_ID_INTEL_APL_SD,
PCI_DEVICE_ID_INTEL_CNL_SD,
PCI_DEVICE_ID_INTEL_GLK_SD,
PCI_DEVICE_ID_INTEL_SKL_SD,
PCI_DEVICE_ID_INTEL_CNP_H_SD,
PCI_DEVICE_ID_INTEL_ICL_SD,
PCI_DEVICE_ID_INTEL_CMP_SD,
PCI_DEVICE_ID_INTEL_CMP_H_SD,
PCI_DEVICE_ID_INTEL_MCC_SD,
PCI_DEVICE_ID_INTEL_JSP_SD,
0
};
static const struct pci_driver pch_sd __pci_driver = {
.ops = &dev_ops,
.vendor = PCI_VENDOR_ID_INTEL,
.devices = pci_device_ids
};
|
