summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/xeon_sp/acpi/uncore_irq.asl
blob: e8d1b14c675d528e5734e4c91e861ddaffff1058 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
/* SPDX-License-Identifier: GPL-2.0-only */

#include <soc/acpi_asl.h>

/*
 * Uncore devices PCI interrupt routing packages.
 *
 * Note: The PCH routing PR00 and AR00 are defined in pch_irq.asl
 *
 * See ACPI spec 6.2.13 _PRT (PCI routing table) for details.
 * The mapping fields ae Address, Pin, Source, Source Index.
 */

// Socket 0, IIOStack 1 device legacy interrupt routing
Name (PR10, Package ()
{
	// PCI Express Port 1A-1D
	GEN_PCIE_LEGACY_IRQ(),

	// Uncore CHAUTIL Devices
	GEN_UNCORE_LEGACY_IRQ(0x0008FFFF),
	GEN_UNCORE_LEGACY_IRQ(0x0009FFFF),
	GEN_UNCORE_LEGACY_IRQ(0x000AFFFF),
	GEN_UNCORE_LEGACY_IRQ(0x000BFFFF),

	// Uncore CHASAD Devices
	GEN_UNCORE_LEGACY_IRQ(0x000EFFFF),
	GEN_UNCORE_LEGACY_IRQ(0x000FFFFF),
	GEN_UNCORE_LEGACY_IRQ(0x0010FFFF),
	GEN_UNCORE_LEGACY_IRQ(0x0011FFFF),

	// Uncore CMSCHA Devices
	GEN_UNCORE_LEGACY_IRQ(0x0014FFFF),
	GEN_UNCORE_LEGACY_IRQ(0x0015FFFF),
	GEN_UNCORE_LEGACY_IRQ(0x0016FFFF),
	GEN_UNCORE_LEGACY_IRQ(0x0017FFFF),

	// Uncore CHASADALL Device
	GEN_UNCORE_LEGACY_IRQ(0x001DFFFF),

	// Uncore PCUCR Device
	GEN_UNCORE_LEGACY_IRQ(0x001EFFFF),

	// Uncore VCUCR Device
	GEN_UNCORE_LEGACY_IRQ(0x001FFFFF)
})

// Socket 0, IIOStack 1 device IOAPIC interrupt routing
Name (AR10, Package ()
{
	// PCI Express Port A-D
	GEN_PCIE_IOAPIC_IRQ(0x27,0x21,0x22,0x23),

	// Uncore CHAUTIL Devices
	GEN_UNCORE_IOAPIC_IRQ(0x0008FFFF, 0x20, 0x24, 0x25, 0x26),
	GEN_UNCORE_IOAPIC_IRQ(0x0009FFFF, 0x20, 0x24, 0x25, 0x26),
	GEN_UNCORE_IOAPIC_IRQ(0x000AFFFF, 0x20, 0x24, 0x25, 0x26),
	GEN_UNCORE_IOAPIC_IRQ(0x000BFFFF, 0x20, 0x24, 0x25, 0x26),

	// Uncore CHASAD Devices
	GEN_UNCORE_IOAPIC_IRQ(0x000EFFFF, 0x20, 0x24, 0x25, 0x26),
	GEN_UNCORE_IOAPIC_IRQ(0x000FFFFF, 0x20, 0x24, 0x25, 0x26),
	GEN_UNCORE_IOAPIC_IRQ(0x0010FFFF, 0x20, 0x24, 0x25, 0x26),
	GEN_UNCORE_IOAPIC_IRQ(0x0011FFFF, 0x20, 0x24, 0x25, 0x26),

	// Uncore CMSCHA Devices
	GEN_UNCORE_IOAPIC_IRQ(0x0014FFFF, 0x20, 0x24, 0x25, 0x26),
	GEN_UNCORE_IOAPIC_IRQ(0x0015FFFF, 0x20, 0x24, 0x25, 0x26),
	GEN_UNCORE_IOAPIC_IRQ(0x0016FFFF, 0x20, 0x24, 0x25, 0x26),
	GEN_UNCORE_IOAPIC_IRQ(0x0017FFFF, 0x20, 0x24, 0x25, 0x26),

	// Uncore CHASADALL Device
	GEN_UNCORE_IOAPIC_IRQ(0x001DFFFF, 0x20, 0x24, 0x25, 0x26),

	// Uncore PCUCR Device
	GEN_UNCORE_IOAPIC_IRQ(0x001EFFFF, 0x20, 0x24, 0x25, 0x26),

	// Uncore VCUCR Device
	GEN_UNCORE_IOAPIC_IRQ(0x001FFFFF, 0x20, 0x24, 0x25, 0x26)
})

// Socket 0, IIOStack 2 device legacy interrupt routing
Name (PR20, Package ()
{
	// PCI Express Port A-D on PC02
	GEN_PCIE_LEGACY_IRQ(),

	// Uncore M2MEM Devices
	GEN_UNCORE_LEGACY_IRQ(0x0008FFFF),
	GEN_UNCORE_LEGACY_IRQ(0x0009FFFF),

	// Uncore MCMAIN Device
	GEN_UNCORE_LEGACY_IRQ(0x000AFFFF),

	// Uncore MCDECS2 Device
	GEN_UNCORE_LEGACY_IRQ(0x000BFFFF),

	// Uncore MCMAIN Device
	GEN_UNCORE_LEGACY_IRQ(0x000CFFFF),

	// Uncore MCDECS Device
	GEN_UNCORE_LEGACY_IRQ(0x000DFFFF),

	// Uncore Unicast MC0 DDRIO0 Device
	GEN_UNCORE_LEGACY_IRQ(0x0016FFFF),

	// Uncore Unicast MC1 DDRIO0 Device
	GEN_UNCORE_LEGACY_IRQ(0x0017FFFF)
})

// Socket 0, IIOStack 2 device IOAPIC interrupt routing
Name (AR20, Package ()
{
	// PCI Express Port A-D on PC02
	GEN_PCIE_IOAPIC_IRQ(0x2F,0x29,0x2A,0x2B),

	// Uncore M2MEM Devices
	GEN_UNCORE_IOAPIC_IRQ(0x0008FFFF, 0x28, 0x2C, 0x2D, 0x2E),
	GEN_UNCORE_IOAPIC_IRQ(0x0009FFFF, 0x28, 0x2C, 0x2D, 0x2E),

	// Uncore MCMAIN Device
	GEN_UNCORE_IOAPIC_IRQ(0x000AFFFF, 0x28, 0x2C, 0x2D, 0x2E),

	// Uncore MCDECS2 Device
	GEN_UNCORE_IOAPIC_IRQ(0x000BFFFF, 0x28, 0x2C, 0x2D, 0x2E),

	// Uncore MCMAIN Device
	GEN_UNCORE_IOAPIC_IRQ(0x000CFFFF, 0x28, 0x2C, 0x2D, 0x2E),

	// Uncore MCDECS Device
	GEN_UNCORE_IOAPIC_IRQ(0x000DFFFF, 0x28, 0x2C, 0x2D, 0x2E),

	// Uncore Unicast MC0 DDRIO0 Device
	GEN_UNCORE_IOAPIC_IRQ(0x0016FFFF, 0x28, 0x2C, 0x2D, 0x2E),

	// Uncore Unicast MC1 DDRIO0 Device
	GEN_UNCORE_IOAPIC_IRQ(0x0017FFFF, 0x28, 0x2C, 0x2D, 0x2E)
})

// Socket 0, IIOStack 3 device legacy interrupt routing
Name (PR28, Package ()
{
	// PCI Express Port 3 on PC03
	GEN_PCIE_LEGACY_IRQ(),

	// KTI Devices
	GEN_UNCORE_LEGACY_IRQ(0x000EFFFF),
	GEN_UNCORE_LEGACY_IRQ(0x000FFFFF),
	GEN_UNCORE_LEGACY_IRQ(0x0010FFFF),

	// M3K Device
	GEN_UNCORE_LEGACY_IRQ(0x0012FFFF),

	// M2U Device
	GEN_UNCORE_LEGACY_IRQ(0x0015FFFF),

	// M2D Device
	GEN_UNCORE_LEGACY_IRQ(0x0016FFFF),

	// M20 Device
	GEN_UNCORE_LEGACY_IRQ(0x0017FFFF)
})

// Socket 0, IIOStack 3 device IOAPIC interrupt routing
Name (AR28, Package ()
{
	// PCI Express Port 3 A-D on PC03
	GEN_PCIE_IOAPIC_IRQ(0x37,0x31,0x32,0x33),

	// KTI Devices
	GEN_UNCORE_IOAPIC_IRQ(0x000EFFFF, 0x30, 0x34, 0x35, 0x36),
	GEN_UNCORE_IOAPIC_IRQ(0x000FFFFF, 0x30, 0x34, 0x35, 0x36),
	GEN_UNCORE_IOAPIC_IRQ(0x0010FFFF, 0x30, 0x34, 0x35, 0x36),

	// M3K Device
	GEN_UNCORE_IOAPIC_IRQ(0x0012FFFF, 0x30, 0x34, 0x35, 0x36),

	// M2U Device
	GEN_UNCORE_IOAPIC_IRQ(0x0015FFFF, 0x30, 0x34, 0x35, 0x36),

	// M2D Device
	GEN_UNCORE_IOAPIC_IRQ(0x0016FFFF, 0x30, 0x34, 0x35, 0x36),

	// M20 Device
	GEN_UNCORE_IOAPIC_IRQ(0x0017FFFF, 0x30, 0x34, 0x35, 0x36)
})

// Socket 1, IIOStack 0 device legacy interrupt routing
Name (PR40, Package ()
{
	// DMI
	Package () { 0x0000FFFF, 0x00, LNKA, 0x00 },

	// CBDMA
	GEN_UNCORE_LEGACY_IRQ(0x0004FFFF),

	// Ubox
	GEN_UNCORE_LEGACY_IRQ(0x0008FFFF)
})

// Socket 1, IIOStack 0 device IOAPIC interrupt routing
Name (AR40, Package ()
{
	// DMI
	Package () { 0x0000FFFF, 0x00, 0x00, 0x4F },

	// CBDMA
	GEN_UNCORE_IOAPIC_IRQ(0x0004FFFF, 0x4A, 0x4B, 0x4A, 0x4B),

	// Ubox
	GEN_UNCORE_IOAPIC_IRQ(0x0008FFFF, 0x48, 0x4C, 0x4D, 0x4E),
})

// Socket 1, IIOStack 1 device legacy interrupt routing
Name (PR50, Package ()
{
	// PCI Express Port
	GEN_PCIE_LEGACY_IRQ(),

	// CHA Devices
	GEN_UNCORE_LEGACY_IRQ(0x0008FFFF),
	GEN_UNCORE_LEGACY_IRQ(0x0009FFFF),
	GEN_UNCORE_LEGACY_IRQ(0x000AFFFF),
	GEN_UNCORE_LEGACY_IRQ(0x000BFFFF),
	GEN_UNCORE_LEGACY_IRQ(0x000EFFFF),
	GEN_UNCORE_LEGACY_IRQ(0x000FFFFF),
	GEN_UNCORE_LEGACY_IRQ(0x0010FFFF),
	GEN_UNCORE_LEGACY_IRQ(0x0011FFFF),
	GEN_UNCORE_LEGACY_IRQ(0x0014FFFF),
	GEN_UNCORE_LEGACY_IRQ(0x0015FFFF),
	GEN_UNCORE_LEGACY_IRQ(0x0016FFFF),
	GEN_UNCORE_LEGACY_IRQ(0x0017FFFF),
	GEN_UNCORE_LEGACY_IRQ(0x001DFFFF),

	// PCU Devices
	GEN_UNCORE_LEGACY_IRQ(0x001EFFFF),
	GEN_UNCORE_LEGACY_IRQ(0x001FFFFF)
})

// Socket 1, IIOStack 1 device IOAPIC interrupt routing
Name (AR50, Package ()
{
	// PCI Express Port A-D
	GEN_PCIE_IOAPIC_IRQ(0x57,0x51,0x52,0x53),

	// CHA Devices
	GEN_UNCORE_IOAPIC_IRQ(0x0008FFFF, 0x50, 0x54, 0x55, 0x56),
	GEN_UNCORE_IOAPIC_IRQ(0x0009FFFF, 0x50, 0x54, 0x55, 0x56),
	GEN_UNCORE_IOAPIC_IRQ(0x000AFFFF, 0x50, 0x54, 0x55, 0x56),
	GEN_UNCORE_IOAPIC_IRQ(0x000BFFFF, 0x50, 0x54, 0x55, 0x56),
	GEN_UNCORE_IOAPIC_IRQ(0x000EFFFF, 0x50, 0x54, 0x55, 0x56),
	GEN_UNCORE_IOAPIC_IRQ(0x000FFFFF, 0x50, 0x54, 0x55, 0x56),
	GEN_UNCORE_IOAPIC_IRQ(0x0010FFFF, 0x50, 0x54, 0x55, 0x56),
	GEN_UNCORE_IOAPIC_IRQ(0x0011FFFF, 0x50, 0x54, 0x55, 0x56),
	GEN_UNCORE_IOAPIC_IRQ(0x0014FFFF, 0x50, 0x54, 0x55, 0x56),
	GEN_UNCORE_IOAPIC_IRQ(0x0015FFFF, 0x50, 0x54, 0x55, 0x56),
	GEN_UNCORE_IOAPIC_IRQ(0x0016FFFF, 0x50, 0x54, 0x55, 0x56),
	GEN_UNCORE_IOAPIC_IRQ(0x0017FFFF, 0x50, 0x54, 0x55, 0x56),
	GEN_UNCORE_IOAPIC_IRQ(0x001DFFFF, 0x50, 0x54, 0x55, 0x56),

	// PCU Devices
	GEN_UNCORE_IOAPIC_IRQ(0x001EFFFF, 0x50, 0x54, 0x55, 0x56),
	GEN_UNCORE_IOAPIC_IRQ(0x001FFFFF, 0x50, 0x54, 0x55, 0x56)
})

// Socket 1, IIOStack 2 device legacy interrupt routing
Name (PR60, Package ()
{
	// PCI Express Port
	GEN_PCIE_LEGACY_IRQ(),

	// Integrated Memory Controller
	GEN_UNCORE_LEGACY_IRQ(0x0008FFFF),
	GEN_UNCORE_LEGACY_IRQ(0x0009FFFF),

	// Uncore Devices
	GEN_UNCORE_LEGACY_IRQ(0x000AFFFF),
	GEN_UNCORE_LEGACY_IRQ(0x000BFFFF),
	GEN_UNCORE_LEGACY_IRQ(0x000CFFFF),
	GEN_UNCORE_LEGACY_IRQ(0x000DFFFF),
	GEN_UNCORE_LEGACY_IRQ(0x0016FFFF),
	GEN_UNCORE_LEGACY_IRQ(0x0017FFFF)
})

// Socket 1, IIOStack 2 device IOAPIC interrupt routing
Name (AR60, Package ()
{
	// PCI Express Port A-D
	GEN_PCIE_IOAPIC_IRQ(0x5F,0x59,0x5A,0x5B),

	// Integrated Memory Controller
	GEN_UNCORE_IOAPIC_IRQ(0x0008FFFF, 0x58, 0x5C, 0x5D, 0x5E),
	GEN_UNCORE_IOAPIC_IRQ(0x0009FFFF, 0x58, 0x5C, 0x5D, 0x5E),

	// Uncore Devices
	GEN_UNCORE_IOAPIC_IRQ(0x000AFFFF, 0x58, 0x5C, 0x5D, 0x5E),
	GEN_UNCORE_IOAPIC_IRQ(0x000BFFFF, 0x58, 0x5C, 0x5D, 0x5E),
	GEN_UNCORE_IOAPIC_IRQ(0x000CFFFF, 0x58, 0x5C, 0x5D, 0x5E),
	GEN_UNCORE_IOAPIC_IRQ(0x000DFFFF, 0x58, 0x5C, 0x5D, 0x5E),
	GEN_UNCORE_IOAPIC_IRQ(0x0016FFFF, 0x58, 0x5C, 0x5D, 0x5E),
	GEN_UNCORE_IOAPIC_IRQ(0x0017FFFF, 0x58, 0x5C, 0x5D, 0x5E)
})

// Socket 1, IIOStack 3 device legacy interrupt routing
Name (PR68, Package ()
{
	// PCI Express Port
	GEN_PCIE_LEGACY_IRQ(),

	// Uncore Devices
	GEN_UNCORE_LEGACY_IRQ(0x000EFFFF),
	GEN_UNCORE_LEGACY_IRQ(0x000FFFFF),
	GEN_UNCORE_LEGACY_IRQ(0x0010FFFF),
	GEN_UNCORE_LEGACY_IRQ(0x0012FFFF),
	GEN_UNCORE_LEGACY_IRQ(0x0015FFFF),
	GEN_UNCORE_LEGACY_IRQ(0x0016FFFF),
	GEN_UNCORE_LEGACY_IRQ(0x0017FFFF)
})

// Socket 1, IIOStack 3 device legacy interrupt routing
Name (AR68, Package ()
{
	// PCI Express Port A-D
	GEN_PCIE_IOAPIC_IRQ(0x67,0x61,0x62,0x63),

	// Uncore Devices
	GEN_UNCORE_IOAPIC_IRQ(0x000EFFFF, 0x60, 0x64, 0x65, 0x66),
	GEN_UNCORE_IOAPIC_IRQ(0x000FFFFF, 0x60, 0x64, 0x65, 0x66),
	GEN_UNCORE_IOAPIC_IRQ(0x0010FFFF, 0x60, 0x64, 0x65, 0x66),
	GEN_UNCORE_IOAPIC_IRQ(0x0012FFFF, 0x60, 0x64, 0x65, 0x66),
	GEN_UNCORE_IOAPIC_IRQ(0x0015FFFF, 0x60, 0x64, 0x65, 0x66),
	GEN_UNCORE_IOAPIC_IRQ(0x0016FFFF, 0x60, 0x64, 0x65, 0x66),
	GEN_UNCORE_IOAPIC_IRQ(0x0017FFFF, 0x60, 0x64, 0x65, 0x66)
})