summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorEvan Lloyd <evan.lloyd@arm.com>2016-02-03 17:07:47 +0000
committerLeif Lindholm <leif.lindholm@linaro.org>2016-02-03 18:42:21 +0000
commitb2d0e0c51a6ca426ec5e9748130489eb8208af96 (patch)
treee897ba46ae6a84d8c81fc79c63fb69f3d7534461
parent0119b0660789a8db77fa5ff54652d155d7948d9b (diff)
downloadedk2-b2d0e0c51a6ca426ec5e9748130489eb8208af96.tar.gz
edk2-b2d0e0c51a6ca426ec5e9748130489eb8208af96.tar.bz2
edk2-b2d0e0c51a6ca426ec5e9748130489eb8208af96.zip
ArmPkg: Add isb when setting SCR
Some updates to SCR can cause a problem which manifests as an undefined opcode exception. This may be when a speculative secure instruction fetch happens after the NS bit is set. An isb is required to make the register change take effect fully. Contributed-under: Tianocore Contribution Agreement 1.0 Signed-off-by: Evan Lloyd <Evan.Lloyd@arm.com> Reviewed-by: Sami Mujawar <Sami.Mujawar@arm.com> Reviewed-by: Ard Biesheuvel <ard.biesheuvel@linaro.org> Reviewed-by: Leif Lindholm <leif.lindholm@linaro.org>
-rw-r--r--ArmPkg/Library/ArmLib/Common/AArch64/ArmLibSupport.S1
-rw-r--r--ArmPkg/Library/ArmLib/Common/Arm/ArmLibSupport.S1
-rw-r--r--ArmPkg/Library/ArmLib/Common/Arm/ArmLibSupport.asm1
3 files changed, 3 insertions, 0 deletions
diff --git a/ArmPkg/Library/ArmLib/Common/AArch64/ArmLibSupport.S b/ArmPkg/Library/ArmLib/Common/AArch64/ArmLibSupport.S
index 28db98b417..50faef4ed0 100644
--- a/ArmPkg/Library/ArmLib/Common/AArch64/ArmLibSupport.S
+++ b/ArmPkg/Library/ArmLib/Common/AArch64/ArmLibSupport.S
@@ -184,6 +184,7 @@ ASM_PFX(ArmWriteCptr):
ASM_PFX(ArmWriteScr):
msr scr_el3, x0 // Secure configuration register EL3
+ isb
ret
ASM_PFX(ArmWriteMVBar):
diff --git a/ArmPkg/Library/ArmLib/Common/Arm/ArmLibSupport.S b/ArmPkg/Library/ArmLib/Common/Arm/ArmLibSupport.S
index 59f9918859..085f08bfda 100644
--- a/ArmPkg/Library/ArmLib/Common/Arm/ArmLibSupport.S
+++ b/ArmPkg/Library/ArmLib/Common/Arm/ArmLibSupport.S
@@ -147,6 +147,7 @@ ASM_PFX(ArmReadScr):
ASM_PFX(ArmWriteScr):
mcr p15, 0, r0, c1, c1, 0
+ isb
bx lr
ASM_PFX(ArmReadHVBar):
diff --git a/ArmPkg/Library/ArmLib/Common/Arm/ArmLibSupport.asm b/ArmPkg/Library/ArmLib/Common/Arm/ArmLibSupport.asm
index bdd862a96a..228d7c8fc1 100644
--- a/ArmPkg/Library/ArmLib/Common/Arm/ArmLibSupport.asm
+++ b/ArmPkg/Library/ArmLib/Common/Arm/ArmLibSupport.asm
@@ -121,6 +121,7 @@
RVCT_ASM_EXPORT ArmWriteScr
mcr p15, 0, r0, c1, c1, 0
+ isb
bx lr
RVCT_ASM_EXPORT ArmReadHVBar