diff options
| author | Johanna Schander <git@mimoja.de> | 2019-12-29 15:16:14 +0100 |
|---|---|---|
| committer | David Hendricks <david.hendricks@gmail.com> | 2020-02-09 06:00:51 +0000 |
| commit | b5433b782ff7cbde14ebd91aeac27efaec83e9d0 (patch) | |
| tree | facd5500f80682ce09fe7135362df5f4e7a87609 | |
| parent | 3eae69531936cc41f227a532efea4cc3598d0f68 (diff) | |
| download | flashrom-b5433b782ff7cbde14ebd91aeac27efaec83e9d0.tar.gz flashrom-b5433b782ff7cbde14ebd91aeac27efaec83e9d0.tar.bz2 flashrom-b5433b782ff7cbde14ebd91aeac27efaec83e9d0.zip | |
chipset_enable.c: Add Ice Lake U to known and tested systems
Intel Ice Lake systems use an 495 Series Chipset
that behaves compatible to pch300 chips but chip names
are undocumented at this point.
This change was tested in read/write/erase on the Razer
Blade Stealth (late 2019) with intel 1065G7 CPU and
"Ice Lake U Premium PCH".
Change-Id: I6227d32f4476420cf1aeec37ebd4b7648e0b3d15
Signed-off-by: Johanna Schander <git@mimoja.de>
Reviewed-on: https://review.coreboot.org/c/flashrom/+/37987
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Christoph Pomaska <github@slrie.de>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
| -rw-r--r-- | chipset_enable.c | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/chipset_enable.c b/chipset_enable.c index 3b44d9307..84e4b6b5c 100644 --- a/chipset_enable.c +++ b/chipset_enable.c @@ -2046,6 +2046,7 @@ const struct penable chipset_enables[] = { {0x8086, 0xa30c, B_S, NT, "Intel", "QM370", enable_flash_pch300}, {0x8086, 0xa30d, B_S, NT, "Intel", "HM370", enable_flash_pch300}, {0x8086, 0xa30e, B_S, DEP, "Intel", "CM246", enable_flash_pch300}, + {0x8086, 0x3482, B_S, DEP, "Intel", "Ice Lake U Premium", enable_flash_pch300}, #endif {0}, }; |