summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2022-10-20 21:23:33 +0200
committerFelix Singer <felixsinger@posteo.net>2022-10-31 05:48:48 +0000
commitb9c03286b668489566c2a4bd17b0861d0e09c38e (patch)
treee406943675722aebae1cf6681156b7ea38bc6b5b
parent618bdb37e12564d8bd898dff5a603dfbdf6570b1 (diff)
downloadflashrom-b9c03286b668489566c2a4bd17b0861d0e09c38e.tar.gz
flashrom-b9c03286b668489566c2a4bd17b0861d0e09c38e.tar.bz2
flashrom-b9c03286b668489566c2a4bd17b0861d0e09c38e.zip
chipset_enable.c: Mark Intel C246 as DEP
Tested reading, writing and erasing the flash chip of a Prodrive Hermes mainboard with an Intel C246 PCH. However, since ME-enabled chipsets are marked as DEP instead of OK, this one shall also be. Change-Id: I07d6c4a60e468c61eba836db91e1335f4a762048 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/flashrom/+/68594 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Singer <felixsinger@posteo.net>
-rw-r--r--chipset_enable.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/chipset_enable.c b/chipset_enable.c
index d6103c13b..60b82dfd6 100644
--- a/chipset_enable.c
+++ b/chipset_enable.c
@@ -2145,7 +2145,7 @@ const struct penable chipset_enables[] = {
{0x8086, 0xa305, B_S, DEP, "Intel", "Z390", enable_flash_pch300},
{0x8086, 0xa306, B_S, NT, "Intel", "Q370", enable_flash_pch300},
{0x8086, 0xa308, B_S, NT, "Intel", "B360", enable_flash_pch300},
- {0x8086, 0xa309, B_S, NT, "Intel", "C246", enable_flash_pch300},
+ {0x8086, 0xa309, B_S, DEP, "Intel", "C246", enable_flash_pch300},
{0x8086, 0xa30a, B_S, NT, "Intel", "C242", enable_flash_pch300},
{0x8086, 0xa30c, B_S, NT, "Intel", "QM370", enable_flash_pch300},
{0x8086, 0xa30d, B_S, NT, "Intel", "HM370", enable_flash_pch300},