summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorNico Huber <nico.h@gmx.de>2018-03-13 18:14:52 +0100
committerNico Huber <nico.h@gmx.de>2018-10-03 13:16:20 +0000
commit6329b0af1d5338ed5e6066168544b80f9a2c4435 (patch)
treec0d96e76e958d4a8499a1e49784c1e8e23ee5e08
parent86bddb5d52659f23531282db137350cbf7fb5992 (diff)
downloadflashrom-6329b0af1d5338ed5e6066168544b80f9a2c4435.tar.gz
flashrom-6329b0af1d5338ed5e6066168544b80f9a2c4435.tar.bz2
flashrom-6329b0af1d5338ed5e6066168544b80f9a2c4435.zip
Enable native 4BA instructions for Spansion 25FL256S
Change-Id: I0ffc816ca714ecce5b89b1eaadb5e73ccb38d9ab Signed-off-by: Nico Huber <nico.h@gmx.de> Tested-by: Michael Fuckner <michael@fuckner.net> Reviewed-on: https://review.coreboot.org/25134 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: David Hendricks <david.hendricks@gmail.com>
-rw-r--r--flashchips.c5
1 files changed, 4 insertions, 1 deletions
diff --git a/flashchips.c b/flashchips.c
index c75e0b8a9..fdaaa2fbb 100644
--- a/flashchips.c
+++ b/flashchips.c
@@ -12524,7 +12524,7 @@ const struct flashchip flashchips[] = {
.total_size = 32768,
.page_size = 256,
/* OTP: 1024B total, 32B reserved; read 0x4B; write 0x42 */
- .feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_4BA_ENTER_EAR7,
+ .feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_4BA_EAR7,
.tested = TEST_OK_PREW,
.probe = probe_spi_rdid,
.probe_timing = TIMING_ZERO,
@@ -12540,6 +12540,9 @@ const struct flashchip flashchips[] = {
.block_erase = spi_block_erase_20,
}, { */
.eraseblocks = { { 64 * 1024, 512} },
+ .block_erase = spi_block_erase_dc,
+ }, {
+ .eraseblocks = { { 64 * 1024, 512} },
.block_erase = spi_block_erase_d8,
}, {
.eraseblocks = { { 32768 * 1024, 1} },