diff options
author | Jonathan Kollasch <jakllsch@kollasch.net> | 2011-08-06 12:45:21 +0000 |
---|---|---|
committer | Stefan Tauner <stefan.tauner@alumni.tuwien.ac.at> | 2011-08-06 12:45:21 +0000 |
commit | 9ce498ebdc7a81c29ca3041478f16dcdc0835239 (patch) | |
tree | 6dca72560774a44fcc76fc8d73f5171996c7d382 /chipset_enable.c | |
parent | eebeb53d65683018eb33cf3710d0cb070c12ef4f (diff) | |
download | flashrom-9ce498ebdc7a81c29ca3041478f16dcdc0835239.tar.gz flashrom-9ce498ebdc7a81c29ca3041478f16dcdc0835239.tar.bz2 flashrom-9ce498ebdc7a81c29ca3041478f16dcdc0835239.zip |
Clear byte 0x92 of the LPC bridge for all CK804 (and MCP51) chipsets
The OEM BIOS on the EPoX EP-8PA7I and a number of other boards clear
byte 0x92 in the LPC bridge configuration space. Do the same for
all CK804 chips, assuming this to be some sort of chipset-generic
write-enable.
Currently the same chipset enable is used for MCP51 (nForce 430).
There have been reports of successful writes with its variations
(e.g. A8N-LA (Nagami-GL8E)), but they were not tagged as OK. Due to
the new "unsupported chipset"-message we will get success reports in
the case this patch does not break anything on the MCP51-based boards.
See also:
http://www.flashrom.org/pipermail/flashrom/2011-July/007252.html
http://patchwork.coreboot.org/patch/3176/
Corresponding to flashrom svn r1405.
Signed-off-by: Jonathan Kollasch <jakllsch@kollasch.net>
Acked-by: Joshua Roys <roysjosh@gmail.com>
Acked-by: Stefan Tauner <stefan.tauner@alumni.tuwien.ac.at>
Diffstat (limited to 'chipset_enable.c')
-rw-r--r-- | chipset_enable.c | 6 |
1 files changed, 6 insertions, 0 deletions
diff --git a/chipset_enable.c b/chipset_enable.c index c6015f0cf..97001a7e8 100644 --- a/chipset_enable.c +++ b/chipset_enable.c @@ -801,6 +801,12 @@ static int enable_flash_ck804(struct pci_dev *dev, const char *name) { uint8_t old, new; + pci_write_byte(dev, 0x92, 0x00); + if (pci_read_byte(dev, 0x92) != 0x00) { + msg_pinfo("Setting register 0x%x to 0x%x on %s failed " + "(WARNING ONLY).\n", 0x92, 0x00, name); + } + old = pci_read_byte(dev, 0x88); new = old | 0xc0; if (new != old) { |