diff options
author | Angel Pons <th3fanbus@gmail.com> | 2018-09-30 20:14:17 +0200 |
---|---|---|
committer | Nico Huber <nico.h@gmx.de> | 2018-10-07 11:16:41 +0000 |
commit | f112e242ab84534eee1b8e90e9cd6302a0db742f (patch) | |
tree | 82a8febc4e1cc1a215a0675d46034817698c2467 /flashchips.c | |
parent | 34323495319fe20da7b7f7585fd70f0edcb8c53a (diff) | |
download | flashrom-f112e242ab84534eee1b8e90e9cd6302a0db742f.tar.gz flashrom-f112e242ab84534eee1b8e90e9cd6302a0db742f.tar.bz2 flashrom-f112e242ab84534eee1b8e90e9cd6302a0db742f.zip |
flashchips: Add Macronix MX25U8032E
As per `The_Raven Raven` on the mailing list.
Change-Id: I422c3d51e5011e081ff6bccff294817c8c1765d0
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/28821
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'flashchips.c')
-rw-r--r-- | flashchips.c | 40 |
1 files changed, 40 insertions, 0 deletions
diff --git a/flashchips.c b/flashchips.c index e066e03fe..4a6617687 100644 --- a/flashchips.c +++ b/flashchips.c @@ -8563,6 +8563,46 @@ const struct flashchip flashchips[] = { { .vendor = "Macronix", + .name = "MX25U8032E", + .bustype = BUS_SPI, + .manufacture_id = MACRONIX_ID, + .model_id = MACRONIX_MX25U8032E, + .total_size = 1024, + .page_size = 256, + /* OTP: 512B total; enter 0xB1, exit 0xC1 */ + .feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP, + .tested = TEST_OK_PREW, + .probe = probe_spi_rdid, + .probe_timing = TIMING_ZERO, + .block_erasers = + { + { + .eraseblocks = { {4 * 1024, 256} }, + .block_erase = spi_block_erase_20, + }, { + .eraseblocks = { {32 * 1024, 32} }, + .block_erase = spi_block_erase_52, + }, { + .eraseblocks = { {64 * 1024, 16} }, + .block_erase = spi_block_erase_d8, + }, { + .eraseblocks = { {1024 * 1024, 1} }, + .block_erase = spi_block_erase_60, + }, { + .eraseblocks = { {1024 * 1024, 1} }, + .block_erase = spi_block_erase_c7, + } + }, + /* TODO: security register */ + .printlock = spi_prettyprint_status_register_bp3_srwd, /* bit6 is quad enable */ + .unlock = spi_disable_blockprotect_bp3_srwd, + .write = spi_chip_write_256, + .read = spi_chip_read, /* Fast read (0x0B) and multi I/O supported */ + .voltage = {1650, 2000}, + }, + + { + .vendor = "Macronix", .name = "MX25U1635E", .bustype = BUS_SPI, .manufacture_id = MACRONIX_ID, |