summaryrefslogtreecommitdiffstats
path: root/flashrom.c
diff options
context:
space:
mode:
authorNico Huber <nico.h@gmx.de>2017-10-14 17:47:28 +0200
committerNico Huber <nico.h@gmx.de>2017-12-28 10:44:17 +0000
commitf43c654ad0dcb11b2738bbfac9246d09bb1949e5 (patch)
tree1d1f74d771dc2e8e8a67dab985945c00f68e0097 /flashrom.c
parent0ecbacbfca7f919f1780f5062c775d94c7869d81 (diff)
downloadflashrom-f43c654ad0dcb11b2738bbfac9246d09bb1949e5.tar.gz
flashrom-f43c654ad0dcb11b2738bbfac9246d09bb1949e5.tar.bz2
flashrom-f43c654ad0dcb11b2738bbfac9246d09bb1949e5.zip
spi25: Integrate 4BA support
Allow 4-byte addresses for instructions usually used with 3-byte addresses. Decide in which way the 4th byte will be communicated based on the state of the chip (i.e. have we enabled 4BA mode) and a new feature bit for an extended address register. If we are not in 4BA mode and no extended address register is available or the write to it fails, bail out. We cache the state of 4BA mode and the extended address register in the flashctx. Change-Id: I644600beaab9a571b97b67f7516abe571d3460c1 Signed-off-by: Nico Huber <nico.h@gmx.de> Reviewed-on: https://review.coreboot.org/22384 Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'flashrom.c')
-rw-r--r--flashrom.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/flashrom.c b/flashrom.c
index 12d739014..8849f6396 100644
--- a/flashrom.c
+++ b/flashrom.c
@@ -2215,6 +2215,9 @@ int prepare_flash_access(struct flashctx *const flash,
if (flash->chip->unlock)
flash->chip->unlock(flash);
+ flash->address_high_byte = -1;
+ flash->in_4ba_mode = false;
+
/* Enable/disable 4-byte addressing mode if flash chip supports it */
if ((flash->chip->feature_bits & FEATURE_4BA_SUPPORT) &&
flash->chip->four_bytes_addr_funcs.set_4ba) {