diff options
| author | Anup Patel <apatel@ventanamicro.com> | 2022-12-07 09:16:51 +0530 |
|---|---|---|
| committer | Anup Patel <anup@brainfault.org> | 2022-12-07 09:16:51 +0530 |
| commit | e482d9e33d5b0f222cbef7341dcd52cead6b9edc (patch) | |
| tree | a0f2dab1d2ce64f90ee6f3b456e55ac6bc8a60d5 /arch/riscv | |
| parent | 3e2d4756e2e5dd854b36aa947d7b6168f21dc4a1 (diff) | |
| download | linux-stable-e482d9e33d5b0f222cbef7341dcd52cead6b9edc.tar.gz linux-stable-e482d9e33d5b0f222cbef7341dcd52cead6b9edc.tar.bz2 linux-stable-e482d9e33d5b0f222cbef7341dcd52cead6b9edc.zip | |
RISC-V: KVM: Fix reg_val check in kvm_riscv_vcpu_set_reg_config()
The reg_val check in kvm_riscv_vcpu_set_reg_config() should only
be done for isa config register.
Fixes: 9bfd900beeec ("RISC-V: KVM: Improve ISA extension by using a bitmap")
Signed-off-by: Anup Patel <apatel@ventanamicro.com>
Reviewed-by: Andrew Jones <ajones@ventanamicro.com>
Reviewed-by: Atish Patra <atishp@rivosinc.com>
Signed-off-by: Anup Patel <anup@brainfault.org>
Diffstat (limited to 'arch/riscv')
| -rw-r--r-- | arch/riscv/kvm/vcpu.c | 11 |
1 files changed, 7 insertions, 4 deletions
diff --git a/arch/riscv/kvm/vcpu.c b/arch/riscv/kvm/vcpu.c index 17d5b3f8c2ee..982a3f5e7130 100644 --- a/arch/riscv/kvm/vcpu.c +++ b/arch/riscv/kvm/vcpu.c @@ -296,12 +296,15 @@ static int kvm_riscv_vcpu_set_reg_config(struct kvm_vcpu *vcpu, if (copy_from_user(®_val, uaddr, KVM_REG_SIZE(reg->id))) return -EFAULT; - /* This ONE REG interface is only defined for single letter extensions */ - if (fls(reg_val) >= RISCV_ISA_EXT_BASE) - return -EINVAL; - switch (reg_num) { case KVM_REG_RISCV_CONFIG_REG(isa): + /* + * This ONE REG interface is only defined for + * single letter extensions. + */ + if (fls(reg_val) >= RISCV_ISA_EXT_BASE) + return -EINVAL; + if (!vcpu->arch.ran_atleast_once) { /* Ignore the enable/disable request for certain extensions */ for (i = 0; i < RISCV_ISA_EXT_BASE; i++) { |