summaryrefslogtreecommitdiffstats
path: root/arch
Commit message (Expand)AuthorAgeFilesLines
* MIPS: Loongson1B: Fix reboot problem on LS1BKelvin Cheung2014-11-242-13/+18
* MIPS: DMA: Explain the lack of special handling for R14000/R16000.Ralf Baechle2014-11-241-0/+5
* MIPS: BCM47XX: Clean up nvram headerRafał Miłecki2014-11-243-39/+33
* MIPS: BCM47XX: Use mtd as an alternative way/API to get NVRAM contentRafał Miłecki2014-11-241-4/+38
* MIPS: Kconfig option to better exercise/debug hybrid FPRsPaul Burton2014-11-242-0/+31
* MIPS: ELF: Set FP mode according to .MIPS.abiflagsPaul Burton2014-11-244-20/+211
* MIPS: ELF: Add definition for the .MIPS.abiflags sectionPaul Burton2014-11-241-0/+25
* MIPS: Support for hybrid FPRsPaul Burton2014-11-245-10/+100
* MIPS: Ensure Config5.UFE is clear on bootPaul Burton2014-11-241-1/+1
* MIPS: detect presence of the FRE & UFR bitsPaul Burton2014-11-243-0/+7
* MIPS: define bits introduced for hybrid FPRsPaul Burton2014-11-241-0/+3
* MIPS: Loongson-3: Add RS780/SBX00 HPET supportHuacai Chen2014-11-246-1/+350
* MIPS: Loongson-3: Add oprofile supportHuacai Chen2014-11-243-0/+225
* MIPS: Loongson: Improve LEFI firmware interfaceHuacai Chen2014-11-2414-42/+234
* MIPS: Loongson: Allow booting from any coreHuacai Chen2014-11-247-36/+67
* MIPS: Loongson-3: Add PHYS48_TO_HT40 supportHuacai Chen2014-11-243-3/+22
* MIPS: R3000: Remove redundant parenthesesIsamu Mogi2014-11-241-1/+1
* MIPS: R3000: Replace magic numbers with macrosIsamu Mogi2014-11-241-5/+6
* MIPS: Remove __strlen_user().Ralf Baechle2014-11-243-34/+0
* MIPS: BCM47XX: Initialize bcma bus later (with mm available)Rafał Miłecki2014-11-243-6/+38
* MIPS: BCM47XX: Move SPROM fallback code into sprom.cRafał Miłecki2014-11-243-56/+73
* MIPS: BCM47XX: Make bcma init NVRAM instead of bcm47xx polling itRafał Miłecki2014-11-241-40/+2
* MIPS: BCM47XX: Make ssb init NVRAM instead of bcm47xx polling itRafał Miłecki2014-11-242-21/+10
* MIPS: BCM47XX: Get rid of calls to KSEG1ADDRRafał Miłecki2014-11-241-12/+32
* MIPS: Move gic.h to include/linux/irqchip/mips-gic.hAndrew Bresticker2014-11-2417-342/+16
* irqchip: mips-gic: Use proper iomem accessorsAndrew Bresticker2014-11-241-65/+7
* MIPS: Malta: Stop using GIC REG macrosAndrew Bresticker2014-11-241-9/+9
* MIPS: SEAD3: Stop using GIC REG macrosAndrew Bresticker2014-11-241-4/+4
* irqchip: mips-gic: Export function to read counter widthAndrew Bresticker2014-11-242-8/+2
* MIPS: Malta: Use gic_read_count() to read GIC timerAndrew Bresticker2014-11-241-11/+3
* MIPS: SEAD3: Use generic plat_irq_dispatchAndrew Bresticker2014-11-241-22/+1
* MIPS: Malta: Use generic plat_irq_dispatchAndrew Bresticker2014-11-241-92/+0
* irqchip: mips-gic: Remove unnecessary globalsAndrew Bresticker2014-11-241-5/+0
* irqchip: mips-gic: Support local interruptsAndrew Bresticker2014-11-248-57/+56
* irqchip: mips-gic: Use separate edge/level irq_chipsAndrew Bresticker2014-11-241-1/+0
* irqchip: mips-gic: Probe for number of external interruptsAndrew Bresticker2014-11-243-2/+2
* irqchip: mips-gic: Stop using per-platform mapping tablesAndrew Bresticker2014-11-249-229/+93
* irqchip: mips-gic: Use IRQ domainsAndrew Bresticker2014-11-243-24/+0
* irqchip: mips-gic: Implement irq_set_type callbackAndrew Bresticker2014-11-241-0/+9
* irqchip: mips-gic: Remove platform irq_ack/irq_eoi callbacksAndrew Bresticker2014-11-243-39/+0
* MIPS: Move GIC to drivers/irqchip/Andrew Bresticker2014-11-246-418/+11
* MIPS: Move MIPS_GIC_IRQ_BASE into platform irq.hAndrew Bresticker2014-11-243-4/+6
* MIPS: Malta: Move MSC01 interrupt baseAndrew Bresticker2014-11-241-4/+4
* MIPS: sead3: Do not overlap CPU/GIC IRQ rangesAndrew Bresticker2014-11-241-1/+1
* MIPS: SEAD3: Remove sead3-serial.cAndrew Bresticker2014-11-241-45/+0
* MIPS: Remove gic_{enable,disable}_interrupt()Andrew Bresticker2014-11-243-46/+0
* MIPS: smp-cps: Enable all hardware interrupts on secondary CPUsAndrew Bresticker2014-11-241-2/+2
* MIPS: Add hook to get C0 performance counter interruptAndrew Bresticker2014-11-249-36/+51
* MIPS: i8259: Use IRQ domainsAndrew Bresticker2014-11-242-5/+20
* MIPS: Set vint handler when mapping CPU interruptsAndrew Bresticker2014-11-241-0/+4
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-23 21:18:30 +0000