summaryrefslogtreecommitdiffstats
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
* clk: sifive: Do not register clkdevs for PRCI clocksSamuel Holland2024-05-291-8/+0
* Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2024-05-18126-985/+10064
|\
| *---. Merge branches 'clk-microchip', 'clk-samsung' and 'clk-qcom' into clk-nextStephen Boyd2024-05-1627-452/+1960
| |\ \ \
| | | | * clk: qcom: clk-alpha-pll: fix rate setting for Stromer PLLsGabor Juhos2024-05-071-0/+2
| | | | * clk: qcom: apss-ipq-pll: fix PLL rate for IPQ5018Gabor Juhos2024-05-071-1/+2
| | | | * clk: qcom: Fix SM_GPUCC_8650 dependenciesNathan Chancellor2024-05-071-0/+1
| | | | * clk: qcom: Fix SC_CAMCC_8280XP dependenciesNathan Chancellor2024-05-071-0/+1
| | | | * clk: qcom: mmcc-msm8998: fix venus clock issueMarc Gonzalez2024-04-271-0/+8
| | | | * clk: qcom: dispcc-sm8650: fix DisplayPort clocksDmitry Baryshkov2024-04-271-16/+4
| | | | * clk: qcom: dispcc-sm8550: fix DisplayPort clocksDmitry Baryshkov2024-04-271-16/+4
| | | | * clk: qcom: dispcc-sm6350: fix DisplayPort clocksDmitry Baryshkov2024-04-271-10/+1
| | | | * clk: qcom: dispcc-sm8450: fix DisplayPort clocksDmitry Baryshkov2024-04-271-16/+4
| | | | * clk: qcom: clk-cbf-8996: use HUAYRA_APSS register map for cbf_pllGabor Juhos2024-04-271-12/+1
| | | | * clk: qcom: apss-ipq-pll: constify clk_init_data structuresGabor Juhos2024-04-271-2/+2
| | | | * clk: qcom: apss-ipq-pll: constify match data structuresGabor Juhos2024-04-271-4/+4
| | | | * clk: qcom: apss-ipq-pll: move Huayra register map to 'clk_alpha_pll_regs'Gabor Juhos2024-04-273-19/+12
| | | | * clk: qcom: apss-ipq-pll: reuse Stromer reg offsets from 'clk_alpha_pll_regs'Gabor Juhos2024-04-271-18/+6
| | | | * Merge branch '20240315-apss-ipq-pll-ipq5018-hang-v2-1-6fe30ada2009@gmail.com'...Bjorn Andersson2024-04-271-3/+27
| | | | |\
| | | | | * clk: qcom: apss-ipq-pll: use stromer ops for IPQ5018 to fix boot failureGabor Juhos2024-04-271-3/+27
| | | | * | clk: qcom: gcc-ipq8074: rework nss_port5/6 clock to multiple confChristian Marangi2024-04-271-44/+76
| | | | * | clk: qcom: clk-rcg2: add support for rcg2 freq multi opsChristian Marangi2024-04-274-0/+187
| | | | * | clk: qcom: clk-rcg: introduce support for multiple conf for same freqChristian Marangi2024-04-271-1/+22
| | | | * | clk: qcom: hfpll: Add QCS404-specific compatibleLuca Weiss2024-04-231-2/+4
| | | | * | clk: qcom: clk-alpha-pll: fix kerneldoc of struct clk_alpha_pllGabor Juhos2024-04-211-1/+3
| | | | * | clk: qcom: clk-alpha-pll: reorder Stromer register offsetsGabor Juhos2024-04-211-1/+1
| | | | * | clk: qcom: clk-alpha-pll: remove invalid Stromer register offsetGabor Juhos2024-04-211-1/+0
| | | | * | clk: qcom: gcc-sm8150: De-register gcc_cpuss_ahb_clk_srcSatya Priya Kakitapalli2024-04-211-61/+0
| | | | * | clk: qcom: rpm: Remove an unused field in struct rpm_ccChristophe JAILLET2024-04-201-1/+0
| | | | * | clk: qcom: clk-alpha-pll: Skip reconfiguring the running Lucid EvoAbel Vesa2024-04-201-0/+9
| | | | * | clk: qcom: fix module autoloadingKrzysztof Kozlowski2024-04-102-0/+2
| | | | |/
| | | * | clk: samsung: Don't register clkdev lookup for the fixed rate clocksMarek Szyprowski2024-05-141-10/+1
| | | * | clk: samsung: gs101: drop unused HSI2 clock parent dataKrzysztof Kozlowski2024-05-071-15/+0
| | | * | clk: samsung: gs101: mark some apm UASC and XIU clocks criticalAndré Draszik2024-05-031-3/+3
| | | * | clk: samsung: gs101: add support for cmu_hsi2Peter Griffin2024-04-291-0/+507
| | | * | clk: samsung: gs101: add support for cmu_hsi0André Draszik2024-04-291-0/+469
| | | * | clk: samsung: gs101: propagate PERIC1 USI SPI clock rateTudor Ambarus2024-04-221-42/+48
| | | * | clk: samsung: gs101: propagate PERIC0 USI SPI clock rateTudor Ambarus2024-04-222-65/+81
| | | * | clk: samsung: exynosautov9: fix wrong pll clock id valueJaewon Kim2024-03-311-4/+4
| | | * | clk: samsung: exynos850: Add CMU_CPUCL0 and CMU_CPUCL1Sam Protsenko2024-03-261-1/+439
| | | * | clk: samsung: Implement manual PLL control for ARM64 SoCsSam Protsenko2024-03-262-15/+45
| | | |/
| | * / clock, reset: microchip: move all mpfs reset code to the reset subsystemConor Dooley2024-05-071-90/+2
| | |/
| | |
| | \
| | \
| | \
| | \
| | \
| | \
| | \
| *-------. \ Merge branches 'clk-counted', 'clk-imx', 'clk-amlogic', 'clk-binding' and 'cl...Stephen Boyd2024-05-1634-63/+868
| |\ \ \ \ \ \ | | | | | | |/ | | | | | |/|
| | | | | | * clk: rockchip: rk3568: Add PLL rate for 724 MHzLucas Stach2024-05-041-0/+1
| | | | | | * clk: rockchip: Remove an unused field in struct rockchip_mmc_clockChristophe JAILLET2024-05-041-1/+0
| | | | | | * clk: rockchip: rk3588: Add reset line for HDMI ReceiverShreeya Patel2024-04-101-0/+1
| | | | | | * clk: rockchip: rk3568: Add missing USB480M_PHY muxDavid Jander2024-04-101-0/+4
| | | | | |/
| | | | * | clk: meson: s4: fix module autoloadingKrzysztof Kozlowski2024-05-032-0/+2
| | | | * | clk: meson: fix module license to GPL onlyNeil Armstrong2024-04-1018-18/+18
| | | | * | clk: meson: g12a: make VCLK2 and ENCL clock path configurable by CCFNeil Armstrong2024-04-102-20/+57
| | | | * | clk: meson: add vclk driverNeil Armstrong2024-04-104-0/+197