summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_runtime_pm.c
Commit message (Expand)AuthorAgeFilesLines
* drm/i915: Mark expected switch fall-throughsGustavo A. R. Silva2018-07-051-0/+1
* drm/i915/icl: Add power well supportImre Deak2018-06-271-7/+322
* drm/i915/ddi: Get AUX power domain for DP main link tooImre Deak2018-06-261-0/+1
* drm/i915/icl: DP_AUX_E is valid on ICL+James Ausmus2018-06-121-0/+2
* drm/i915: Add documentation to gen9_set_dc_state()Imre Deak2018-05-071-0/+23
* drm/i915/icl: Enable 2nd DBuf slice only when neededMahesh Kumar2018-04-271-14/+51
* drm/i915/icl: track dbuf slice-2 statusMahesh Kumar2018-04-271-0/+4
* drm/i915: Remove skl dc6 enable/disable functionsDaniel Vetter2018-04-201-8/+1
* drm/i915: Enable display WA#1183 from its correct spotImre Deak2018-04-201-6/+5
* drm/i915/psr: New power domain for AUX IO.Dhinakaran Pandiyan2018-02-271-0/+3
* drm/i915: Remove WARN_ONCE for failing to pm_runtime_if_in_useChris Wilson2018-02-191-8/+7
* drm/i915/icl: initialize MBus during display initMahesh Kumar2018-02-131-1/+13
* drm/i915/icl: Enable both DBuf slices during initMahesh Kumar2018-02-131-2/+32
* drm/i915/icl: implement the display init/uninit sequencesPaulo Zanoni2018-02-131-2/+80
* drm/i915/icl: add ICL support to cnl_set_procmon_ref_valuesPaulo Zanoni2018-02-131-7/+15
* drm/i915/cnl: Enable DDI-F on Cannonlake.Rodrigo Vivi2018-01-301-3/+17
* drm/i915/cnl: Extend Wa 1178 to Aux F.Rodrigo Vivi2018-01-301-1/+1
* drm/i915/cnl: Add AUX-F supportRodrigo Vivi2018-01-301-0/+22
* drm/i915/cnl: apply Display WA #1178 to fix type C donglesLucas De Marchi2018-01-181-0/+9
* drm/i915: Apply headless DMC workaround for CNLTvrtko Ursulin2018-01-111-0/+1
* drm/i915: Apply Display WA #1183 on skl, kbl, and cflLucas De Marchi2017-12-221-0/+10
* drm/i915: No need to power up PG2 for GMBUS on BXTVille Syrjälä2017-12-221-1/+1
* drm/i915: Disable DC states around GMBUS on GLKVille Syrjälä2017-12-221-0/+1
* drm/i915: Restore GT performance in headless mode with DMC loadedTvrtko Ursulin2017-12-081-0/+5
* drm/i915: Start tracking voltage level in the cdclk stateVille Syrjälä2017-10-251-1/+2
* drm/i915: Move rps.hw_lock to dev_priv and s/hw_lock/pcu_lockSagar Arun Kamble2017-10-111-8/+8
* drm/i915: Name i915_runtime_pm structure in dev_priv as "runtime_pm"Sagar Arun Kamble2017-10-111-5/+5
* drm/i915: Silence compiler warning for hsw_power_well_enable()Chris Wilson2017-10-061-1/+1
* drm/i915/cnl: Reprogram DMC firmware after S3/S4 resumeImre Deak2017-10-041-0/+3
* drm/i915: Rename global i915 to i915_modparamsMichal Wajdeczko2017-09-221-8/+9
* drm/i915/cnl: extract cnl_set_procmon_ref_valuesPaulo Zanoni2017-08-221-15/+22
* drm/i915/cnl: simplify cnl_procmon_values handlingPaulo Zanoni2017-08-221-21/+37
* drm/i915/hsw+: Add support for multiple power well regsImre Deak2017-08-151-17/+20
* drm/i915: Work around GCC anonymous union initialization bugImre Deak2017-08-151-24/+54
* drm/i915/cnl: Removing missing DDI_E bits from CNL.Rodrigo Vivi2017-08-081-2/+0
* drm/i915: cleanup the CHICKEN_MISC_2 (re)definitionsPaulo Zanoni2017-07-271-2/+2
* drm/i915: Gather all the power well->domain mappings to one placeImre Deak2017-07-271-204/+204
* drm/i915: Move hsw_power_well_enable() next to the rest of HSW helpersImre Deak2017-07-271-14/+14
* drm/i915/gen9+: Unify the HSW/BDW and GEN9+ power well helpersImre Deak2017-07-271-188/+43
* drm/i915/hsw+: Add has_fuses power well attributeImre Deak2017-07-271-7/+34
* drm/i915/hsw, bdw: Wait for the power well disabled stateImre Deak2017-07-271-17/+11
* drm/i915/hsw, bdw: Add irq_pipe_mask, has_vga power well attributesImre Deak2017-07-271-13/+21
* drm/i915/hsw+: Unify the hsw/bdw and gen9+ power well req/state macrosImre Deak2017-07-271-22/+36
* drm/i915/hsw, bdw: Split power well set to enable/disable helpersImre Deak2017-07-271-33/+17
* drm/i915/hsw, bdw: Remove redundant state check during power well togglingImre Deak2017-07-271-23/+13
* drm/i915/gen9+: Remove redundant state check during power well togglingImre Deak2017-07-271-16/+9
* drm/i915/gen9+: Remove redundant power well state assert during enablingImre Deak2017-07-271-6/+1
* drm/i915/bxt, glk: Give a proper name to the power well struct phy fieldImre Deak2017-07-271-11/+11
* drm/i915: Check for duplicated power well IDsImre Deak2017-07-271-0/+18
* drm/i915/hsw, bdw: Add an ID for the global display power wellImre Deak2017-07-271-0/+2
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-23 20:18:38 +0000