summaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/pinctrl
diff options
context:
space:
mode:
authorMichael Walle <michael@walle.cc>2022-04-20 21:19:25 +0200
committerLinus Walleij <linus.walleij@linaro.org>2022-04-29 00:38:47 +0200
commit9c1082fd1b1b8fd0f990ef917ddeff977fd320ab (patch)
tree88ea9f51aa90c3609132997d07096dc8fa36443f /Documentation/devicetree/bindings/pinctrl
parent69ab1e16d3823c05892371cd2c89e7852ac87067 (diff)
downloadlinux-9c1082fd1b1b8fd0f990ef917ddeff977fd320ab.tar.gz
linux-9c1082fd1b1b8fd0f990ef917ddeff977fd320ab.tar.bz2
linux-9c1082fd1b1b8fd0f990ef917ddeff977fd320ab.zip
dt-bindings: pinctrl: ocelot: add reset property
On the LAN966x SoC the GPIO controller will be resetted together with the SGPIO and the switch core. Add a phandle to register the shared reset line. Signed-off-by: Michael Walle <michael@walle.cc> Acked-by: Rob Herring <robh@kernel.org> Link: https://lore.kernel.org/r/20220420191926.3411830-2-michael@walle.cc Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Diffstat (limited to 'Documentation/devicetree/bindings/pinctrl')
-rw-r--r--Documentation/devicetree/bindings/pinctrl/mscc,ocelot-pinctrl.yaml8
1 files changed, 8 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/pinctrl/mscc,ocelot-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/mscc,ocelot-pinctrl.yaml
index 7149a6655623..98d547c34ef3 100644
--- a/Documentation/devicetree/bindings/pinctrl/mscc,ocelot-pinctrl.yaml
+++ b/Documentation/devicetree/bindings/pinctrl/mscc,ocelot-pinctrl.yaml
@@ -42,6 +42,14 @@ properties:
"#interrupt-cells":
const: 2
+ resets:
+ maxItems: 1
+
+ reset-names:
+ description: Optional shared switch reset.
+ items:
+ - const: switch
+
patternProperties:
'-pins$':
type: object