diff options
author | Olof Johansson <olof@lixom.net> | 2016-11-17 23:44:43 -0800 |
---|---|---|
committer | Olof Johansson <olof@lixom.net> | 2016-11-17 23:44:43 -0800 |
commit | b9bccf35acc94e1972029abb0b41cd5a0f4dc54c (patch) | |
tree | 69595330b8f4dff6e8a10456ed754f6d2b5a39cf /Documentation/devicetree | |
parent | 5589d62484ccd3f4e83e449095d5ac810a7cfba2 (diff) | |
parent | 8e7223fc8626db7c302136747bb68213100d290c (diff) | |
download | linux-b9bccf35acc94e1972029abb0b41cd5a0f4dc54c.tar.gz linux-b9bccf35acc94e1972029abb0b41cd5a0f4dc54c.tar.bz2 linux-b9bccf35acc94e1972029abb0b41cd5a0f4dc54c.zip |
Merge tag 'davinci-for-v4.10/drivers' of git://git.kernel.org/pub/scm/linux/kernel/git/nsekhar/linux-davinci into next/drivers
This pull request adds two new drivers for better
support for LCD found on DaVinci DA8xx devices.
They allow configuration of memory interface and
bus priorities on the SoC to allow sufficient
bandwidth for the LCD and prevent underruns.
The DT bindings have been reviewed by Rob and
patches have been reviewed by Kevin.
* tag 'davinci-for-v4.10/drivers' of git://git.kernel.org/pub/scm/linux/kernel/git/nsekhar/linux-davinci:
bus: davinci: add support for da8xx bus master priority control
memory: davinci: add support for da8xx DDR2/mDDR controller
Signed-off-by: Olof Johansson <olof@lixom.net>
Diffstat (limited to 'Documentation/devicetree')
-rw-r--r-- | Documentation/devicetree/bindings/bus/ti,da850-mstpri.txt | 20 | ||||
-rw-r--r-- | Documentation/devicetree/bindings/memory-controllers/ti-da8xx-ddrctl.txt | 20 |
2 files changed, 40 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/bus/ti,da850-mstpri.txt b/Documentation/devicetree/bindings/bus/ti,da850-mstpri.txt new file mode 100644 index 000000000000..72daefc6b4a1 --- /dev/null +++ b/Documentation/devicetree/bindings/bus/ti,da850-mstpri.txt @@ -0,0 +1,20 @@ +* Device tree bindings for Texas Instruments da8xx master peripheral + priority driver + +DA8XX SoCs feature a set of registers allowing to change the priority of all +peripherals classified as masters. + +Documentation: +OMAP-L138 (DA850) - http://www.ti.com/lit/ug/spruh82c/spruh82c.pdf + +Required properties: + +- compatible: "ti,da850-mstpri" - for da850 based boards +- reg: offset and length of the mstpri registers + +Example for da850-lcdk is shown below. + +mstpri { + compatible = "ti,da850-mstpri"; + reg = <0x14110 0x0c>; +}; diff --git a/Documentation/devicetree/bindings/memory-controllers/ti-da8xx-ddrctl.txt b/Documentation/devicetree/bindings/memory-controllers/ti-da8xx-ddrctl.txt new file mode 100644 index 000000000000..ec1dd408d573 --- /dev/null +++ b/Documentation/devicetree/bindings/memory-controllers/ti-da8xx-ddrctl.txt @@ -0,0 +1,20 @@ +* Device tree bindings for Texas Instruments da8xx DDR2/mDDR memory controller + +The DDR2/mDDR memory controller present on Texas Instruments da8xx SoCs features +a set of registers which allow to tweak the controller's behavior. + +Documentation: +OMAP-L138 (DA850) - http://www.ti.com/lit/ug/spruh82c/spruh82c.pdf + +Required properties: + +- compatible: "ti,da850-ddr-controller" - for da850 SoC based boards +- reg: a tuple containing the base address of the memory + controller and the size of the memory area to map + +Example for da850 shown below. + +ddrctl { + compatible = "ti,da850-ddr-controller"; + reg = <0xb0000000 0xe8>; +}; |