diff options
author | Kevin Hilman <khilman@linaro.org> | 2015-06-10 15:40:59 -0700 |
---|---|---|
committer | Kevin Hilman <khilman@linaro.org> | 2015-06-10 15:40:59 -0700 |
commit | da8d2b5d92b199e9897f5fa8c4a78bf66e76f827 (patch) | |
tree | 7272fddc00e1a147bf2ea904b7a768fbf29323cb /Documentation | |
parent | e897ee70dcf9ee50d801a495f4d66a404d37376e (diff) | |
parent | e0e6f74801e1d027fa172d47b3e2515027f4728e (diff) | |
download | linux-da8d2b5d92b199e9897f5fa8c4a78bf66e76f827.tar.gz linux-da8d2b5d92b199e9897f5fa8c4a78bf66e76f827.tar.bz2 linux-da8d2b5d92b199e9897f5fa8c4a78bf66e76f827.zip |
Merge tag 'socfpga_dts_for_v4.2_part_3' of git://git.kernel.org/pub/scm/linux/kernel/git/dinguyen/linux into next/dt
SoCFPGA updates for v4.2 part 3
- Add SCU node for Arria 10
- Add enable-method for cpu nodes
- Add SDRAM controller binding doc
- Enable gpio-leds on SoCFPGA Socrates board
* tag 'socfpga_dts_for_v4.2_part_3' of git://git.kernel.org/pub/scm/linux/kernel/git/dinguyen/linux:
ARM: socfpga: socrates: add gpio-leds
ARM: socfpga: socrates: enable gpio0/1
ARM: socfpga: dts: add sdram controller dt binding doc
ARM: socfpga: dts: add enable-method property for cpu nodes
ARM: socfpga: dts: add the a9-scu node for arria10
Diffstat (limited to 'Documentation')
-rw-r--r-- | Documentation/devicetree/bindings/arm/altera/socfpga-sdram-controller.txt | 12 |
1 files changed, 12 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/arm/altera/socfpga-sdram-controller.txt b/Documentation/devicetree/bindings/arm/altera/socfpga-sdram-controller.txt new file mode 100644 index 000000000000..77ca635765e1 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/altera/socfpga-sdram-controller.txt @@ -0,0 +1,12 @@ +Altera SOCFPGA SDRAM Controller + +Required properties: +- compatible : Should contain "altr,sdr-ctl" and "syscon". + syscon is required by the Altera SOCFPGA SDRAM EDAC. +- reg : Should contain 1 register range (address and length) + +Example: + sdr: sdr@ffc25000 { + compatible = "altr,sdr-ctl", "syscon"; + reg = <0xffc25000 0x1000>; + }; |