diff options
author | Sean Anderson <sean.anderson@seco.com> | 2022-03-03 17:35:43 -0500 |
---|---|---|
committer | Thierry Reding <thierry.reding@gmail.com> | 2022-04-22 18:30:44 +0200 |
commit | bc1ce713a0843ba14a1e00d5275ad42a8873a5ce (patch) | |
tree | fc4c5200109eaddbba0267c60f5732677b936b03 /MAINTAINERS | |
parent | f643490e1bf941600f6105e4d27c49054fb6d562 (diff) | |
download | linux-bc1ce713a0843ba14a1e00d5275ad42a8873a5ce.tar.gz linux-bc1ce713a0843ba14a1e00d5275ad42a8873a5ce.tar.bz2 linux-bc1ce713a0843ba14a1e00d5275ad42a8873a5ce.zip |
pwm: Add support for Xilinx AXI Timer
This adds PWM support for Xilinx LogiCORE IP AXI soft timers commonly
found on Xilinx FPGAs. At the moment clock control is very basic: we
just enable the clock during probe and pin the frequency. In the future,
someone could add support for disabling the clock when not in use.
Some common code has been specially demarcated. While currently only
used by the PWM driver, it is anticipated that it may be split off in
the future to be used by the timer driver as well.
This driver was written with reference to Xilinx DS764 for v1.03.a [1].
[1] https://www.xilinx.com/support/documentation/ip_documentation/axi_timer/v1_03_a/axi_timer_ds764.pdf
Signed-off-by: Sean Anderson <sean.anderson@seco.com>
Acked-by: Michal Simek <michal.simek@xilinx.com>
Reviewed-by: Uwe Kleine-König <u.kleine-koenig@pengutronix.de>
Signed-off-by: Thierry Reding <thierry.reding@gmail.com>
Diffstat (limited to 'MAINTAINERS')
-rw-r--r-- | MAINTAINERS | 6 |
1 files changed, 6 insertions, 0 deletions
diff --git a/MAINTAINERS b/MAINTAINERS index 40fa1955ca3f..009ecbc44a73 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -21650,6 +21650,12 @@ F: drivers/misc/Makefile F: drivers/misc/xilinx_sdfec.c F: include/uapi/misc/xilinx_sdfec.h +XILINX PWM DRIVER +M: Sean Anderson <sean.anderson@seco.com> +S: Maintained +F: drivers/pwm/pwm-xilinx.c +F: include/clocksource/timer-xilinx.h + XILINX UARTLITE SERIAL DRIVER M: Peter Korsgaard <jacmet@sunsite.dk> L: linux-serial@vger.kernel.org |