diff options
| author | Chen-Yu Tsai <wens@csie.org> | 2015-01-12 12:34:06 +0800 |
|---|---|---|
| committer | Maxime Ripard <maxime.ripard@free-electrons.com> | 2015-01-21 09:59:10 +0100 |
| commit | 32a5d2d170cc24e9c5398d2a9432899f8368ba5c (patch) | |
| tree | e91622cd241dd2ba4227d0557567d21f5dff657c /arch/arm/boot/dts/sun5i-a13.dtsi | |
| parent | b6d34248b8485ef5dc51952bd5e72ca2b9226ff0 (diff) | |
| download | linux-32a5d2d170cc24e9c5398d2a9432899f8368ba5c.tar.gz linux-32a5d2d170cc24e9c5398d2a9432899f8368ba5c.tar.bz2 linux-32a5d2d170cc24e9c5398d2a9432899f8368ba5c.zip | |
ARM: dts: sun5i: Add cpu thermal zones to dtsi
The core temperature sensor now supports thermal zones. Add a thermal
zone mapping for the cpus with passive cooling (cpufreq throttling).
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Acked-by: Eduardo Valentin <edubezval@gmail.com>
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Diffstat (limited to 'arch/arm/boot/dts/sun5i-a13.dtsi')
| -rw-r--r-- | arch/arm/boot/dts/sun5i-a13.dtsi | 34 |
1 files changed, 34 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/sun5i-a13.dtsi b/arch/arm/boot/dts/sun5i-a13.dtsi index 258ebdc17458..fd85720ec6a2 100644 --- a/arch/arm/boot/dts/sun5i-a13.dtsi +++ b/arch/arm/boot/dts/sun5i-a13.dtsi @@ -13,6 +13,8 @@ #include "skeleton.dtsi" +#include <dt-bindings/thermal/thermal.h> + #include <dt-bindings/dma/sun4i-a10.h> #include <dt-bindings/pinctrl/sun4i-a10.h> @@ -64,6 +66,38 @@ }; }; + thermal-zones { + cpu_thermal { + /* milliseconds */ + polling-delay-passive = <250>; + polling-delay = <1000>; + thermal-sensors = <&rtp>; + + cooling-maps { + map0 { + trip = <&cpu_alert0>; + cooling-device = <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; + }; + }; + + trips { + cpu_alert0: cpu_alert0 { + /* milliCelsius */ + temperature = <850000>; + hysteresis = <2000>; + type = "passive"; + }; + + cpu_crit: cpu_crit { + /* milliCelsius */ + temperature = <100000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + }; + }; + memory { reg = <0x40000000 0x20000000>; }; |