summaryrefslogtreecommitdiffstats
path: root/arch/mips/sibyte/bcm1480/time.c
diff options
context:
space:
mode:
authorRalf Baechle <ralf@linux-mips.org>2007-10-28 23:02:46 +0000
committerRalf Baechle <ralf@linux-mips.org>2007-10-29 19:35:35 +0000
commit11ca25aa312d912c192ccfd5781669d794126118 (patch)
tree256dc4788bb96e4e557894fdff1673484076a1de /arch/mips/sibyte/bcm1480/time.c
parent229f773ef4ee852ad7bfbe8e1238a2c35b2baa6f (diff)
downloadlinux-11ca25aa312d912c192ccfd5781669d794126118.tar.gz
linux-11ca25aa312d912c192ccfd5781669d794126118.tar.bz2
linux-11ca25aa312d912c192ccfd5781669d794126118.zip
[MIPS] Sibyte: Delete {sb1250,bcm1480}_steal_irq().
They break the timer interrupt initialization and only seem to be a kludge for initialization happening in the wrong order. Further testing done by Thiemo confirms the suspicion that the other invocations also seem to have useless. Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'arch/mips/sibyte/bcm1480/time.c')
-rw-r--r--arch/mips/sibyte/bcm1480/time.c3
1 files changed, 0 insertions, 3 deletions
diff --git a/arch/mips/sibyte/bcm1480/time.c b/arch/mips/sibyte/bcm1480/time.c
index 610f0253954d..699b5d242dd8 100644
--- a/arch/mips/sibyte/bcm1480/time.c
+++ b/arch/mips/sibyte/bcm1480/time.c
@@ -37,8 +37,6 @@
#define IMR_IP3_VAL K_BCM1480_INT_MAP_I1
#define IMR_IP4_VAL K_BCM1480_INT_MAP_I2
-extern int bcm1480_steal_irq(int irq);
-
/*
* The general purpose timer ticks at 1MHz independent if
* the rest of the system
@@ -142,7 +140,6 @@ void __cpuinit sb1480_clockevent_init(void)
R_BCM1480_IMR_INTERRUPT_MAP_BASE_H) + (irq << 3)));
bcm1480_unmask_irq(cpu, irq);
- bcm1480_steal_irq(irq);
action->handler = sibyte_counter_handler;
action->flags = IRQF_DISABLED | IRQF_PERCPU;