diff options
author | Max Filippov <jcmvbkbc@gmail.com> | 2022-01-03 12:08:31 -0800 |
---|---|---|
committer | Max Filippov <jcmvbkbc@gmail.com> | 2022-03-22 09:45:09 -0700 |
commit | 1c4664faa38923330d478f046dc743a00c1e2dec (patch) | |
tree | e00e486d8838a5f2e9d48b2c8989bae1cb60a16f /arch/xtensa/platforms | |
parent | a3d0245c58f962ee99d4440ea0eaf45fb7f5a5cc (diff) | |
download | linux-1c4664faa38923330d478f046dc743a00c1e2dec.tar.gz linux-1c4664faa38923330d478f046dc743a00c1e2dec.tar.bz2 linux-1c4664faa38923330d478f046dc743a00c1e2dec.zip |
xtensa: define update_mmu_tlb function
Before the commit f9ce0be71d1f ("mm: Cleanup faultaround and finish_fault()
codepaths") there was a call to update_mmu_cache in alloc_set_pte that
used to invalidate TLB entry caching invalid PTE that caused a page
fault. That commit removed that call so now invalid TLB entry survives
causing repetitive page faults on the CPU that took the initial fault
until that TLB entry is occasionally evicted. This issue is spotted by
the xtensa TLB sanity checker.
Fix this issue by defining update_mmu_tlb function that flushes TLB entry
for the faulting address.
Cc: stable@vger.kernel.org # 5.12+
Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
Diffstat (limited to 'arch/xtensa/platforms')
0 files changed, 0 insertions, 0 deletions