summaryrefslogtreecommitdiffstats
path: root/arch
diff options
context:
space:
mode:
authorRocky Hao <rocky.hao@rock-chips.com>2017-08-24 18:27:54 +0800
committerHeiko Stuebner <heiko@sntech.de>2017-10-17 20:57:44 +0200
commitf6d3f1e8eb8b15ba10b91c6279c0341a7a0d49b7 (patch)
tree8d7413abadf2cbcd9f78ba12beca7bf17567fac3 /arch
parentfb03abbc2755a7f0efb245b926c0f5ba39683da6 (diff)
downloadlinux-f6d3f1e8eb8b15ba10b91c6279c0341a7a0d49b7.tar.gz
linux-f6d3f1e8eb8b15ba10b91c6279c0341a7a0d49b7.tar.bz2
linux-f6d3f1e8eb8b15ba10b91c6279c0341a7a0d49b7.zip
ARM: dts: rockchip: add thermal nodes for RV1108 SoC
Add thermal zone and dynamic CPU power coefficients for RV1108 Signed-off-by: Rocky Hao <rocky.hao@rock-chips.com> Acked-by: Eduardo Valentin <edubezval@gmail.com> Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Diffstat (limited to 'arch')
-rw-r--r--arch/arm/boot/dts/rv1108.dtsi38
1 files changed, 38 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/rv1108.dtsi b/arch/arm/boot/dts/rv1108.dtsi
index 658a458a5b38..76ea24636feb 100644
--- a/arch/arm/boot/dts/rv1108.dtsi
+++ b/arch/arm/boot/dts/rv1108.dtsi
@@ -43,6 +43,7 @@
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/clock/rv1108-cru.h>
#include <dt-bindings/pinctrl/rockchip.h>
+#include <dt-bindings/thermal/thermal.h>
/ {
#address-cells = <1>;
#size-cells = <1>;
@@ -70,6 +71,8 @@
compatible = "arm,cortex-a7";
reg = <0xf00>;
clocks = <&cru ARMCLK>;
+ #cooling-cells = <2>; /* min followed by max */
+ dynamic-power-coefficient = <75>;
operating-points-v2 = <&cpu_opp_table>;
};
};
@@ -329,6 +332,41 @@
status = "disabled";
};
+ thermal-zones {
+ soc_thermal: soc-thermal {
+ polling-delay-passive = <20>;
+ polling-delay = <1000>;
+ sustainable-power = <50>;
+ thermal-sensors = <&tsadc 0>;
+
+ trips {
+ threshold: trip-point0 {
+ temperature = <70000>;
+ hysteresis = <2000>;
+ type = "passive";
+ };
+ target: trip-point1 {
+ temperature = <85000>;
+ hysteresis = <2000>;
+ type = "passive";
+ };
+ soc_crit: soc-crit {
+ temperature = <95000>;
+ hysteresis = <2000>;
+ type = "critical";
+ };
+ };
+
+ cooling-maps {
+ map0 {
+ trip = <&target>;
+ cooling-device = <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
+ contribution = <4096>;
+ };
+ };
+ };
+ };
+
tsadc: tsadc@10370000 {
compatible = "rockchip,rv1108-tsadc";
reg = <0x10370000 0x100>;