diff options
| author | Xing Zheng <zhengxing@rock-chips.com> | 2016-06-30 10:18:59 +0800 |
|---|---|---|
| committer | Heiko Stuebner <heiko@sntech.de> | 2016-07-01 01:50:17 +0200 |
| commit | 3770821fa360525e6c726cd562a2438a0aa5d566 (patch) | |
| tree | ec494e523c723b6a1adbe00d46b2584c3321a897 /drivers/clk/rockchip | |
| parent | 6e3732a2bebc3f08a59d2eafc2aa613b92055e3f (diff) | |
| download | linux-3770821fa360525e6c726cd562a2438a0aa5d566.tar.gz linux-3770821fa360525e6c726cd562a2438a0aa5d566.tar.bz2 linux-3770821fa360525e6c726cd562a2438a0aa5d566.zip | |
clk: rockchip: fix incorrect rk3399 spdif-DPTX divider bits
The CLKSEL_CON32 bit_0 is controlled for spdif_8ch, not spdif_rec_dptx,
it should be bit_8, let's fix it.
Fixes: 115510053e5e ("clk: rockchip: add clock controller for the RK3399")
Reported-by: Chris Zhong <zyw@rock-chips.com>
Tested-by: Chris Zhong <zyw@rock-chips.com>
Signed-off-by: Xing Zheng <zhengxing@rock-chips.com>
Cc: stable@vger.kernel.org
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Diffstat (limited to 'drivers/clk/rockchip')
| -rw-r--r-- | drivers/clk/rockchip/clk-rk3399.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/clk/rockchip/clk-rk3399.c b/drivers/clk/rockchip/clk-rk3399.c index b6742fad3f8d..78e51cb255fb 100644 --- a/drivers/clk/rockchip/clk-rk3399.c +++ b/drivers/clk/rockchip/clk-rk3399.c @@ -586,7 +586,7 @@ static struct rockchip_clk_branch rk3399_clk_branches[] __initdata = { RK3399_CLKGATE_CON(8), 15, GFLAGS), COMPOSITE(SCLK_SPDIF_REC_DPTX, "clk_spdif_rec_dptx", mux_pll_src_cpll_gpll_p, 0, - RK3399_CLKSEL_CON(32), 15, 1, MFLAGS, 0, 5, DFLAGS, + RK3399_CLKSEL_CON(32), 15, 1, MFLAGS, 8, 5, DFLAGS, RK3399_CLKGATE_CON(10), 6, GFLAGS), /* i2s */ COMPOSITE(0, "clk_i2s0_div", mux_pll_src_cpll_gpll_p, 0, |