diff options
author | Stephen Boyd <sboyd@kernel.org> | 2021-06-29 13:33:10 -0700 |
---|---|---|
committer | Stephen Boyd <sboyd@kernel.org> | 2021-06-29 13:33:10 -0700 |
commit | 029eae234be34e47a7bcde5c429c04d9e761ad07 (patch) | |
tree | 3baff2924bd22dec5c88392f8ea6edecdc2bc64d /include/linux | |
parent | d915611eda071984f895277ab26bbb80c792f5cb (diff) | |
parent | 4c5519facf3785d0e11e9ef705f104490319a9e3 (diff) | |
parent | fc336ae622df0ec114dbe5551a4d2760c535ecd0 (diff) | |
parent | ee7fe68769ec862886d30528c057cfb7d013e692 (diff) | |
parent | 2f0d67bf4cecb7b5c1c91c85c6a0c08a830adb85 (diff) | |
parent | 8e5f17e6c2fd1bbe355ba53318f73e3e87fb3a1b (diff) | |
download | linux-029eae234be34e47a7bcde5c429c04d9e761ad07.tar.gz linux-029eae234be34e47a7bcde5c429c04d9e761ad07.tar.bz2 linux-029eae234be34e47a7bcde5c429c04d9e761ad07.zip |
Merge branches 'clk-legacy', 'clk-vc5', 'clk-allwinner', 'clk-nvidia' and 'clk-imx' into clk-next
* clk-legacy:
clkdev: remove unused clkdev_alloc() interfaces
clkdev: remove CONFIG_CLKDEV_LOOKUP
m68k: coldfire: remove private clk_get/clk_put
m68k: coldfire: use clkdev_lookup on most coldfire
mips: ralink: convert to CONFIG_COMMON_CLK
mips: ar7: convert to CONFIG_COMMON_CLK
mips: ar7: convert to clkdev_lookup
* clk-vc5:
clk: vc5: fix output disabling when enabling a FOD
* clk-allwinner:
clk: sunxi-ng: v3s: fix incorrect postdivider on pll-audio
* clk-nvidia:
clk: tegra: clk-tegra124-dfll-fcpu: don't use devm functions for regulator
clk: tegra: tegra124-emc: Fix clock imbalance in emc_set_timing()
clk: tegra: Add stubs needed for compile-testing
clk: tegra: Don't deassert reset on enabling clocks
clk: tegra: Mark external clocks as not having reset control
clk: tegra: cclk: Handle thermal DIV2 CPU frequency throttling
clk: tegra: Don't allow zero clock rate for PLLs
clk: tegra: Halve SCLK rate on Tegra20
clk: tegra: Ensure that PLLU configuration is applied properly
clk: tegra: Fix refcounting of gate clocks
clk: tegra30: Use 300MHz for video decoder by default
* clk-imx:
clk: imx8mq: remove SYS PLL 1/2 clock gates
clk: imx: scu: Do not enable runtime PM for CPU clks
clk: imx: scu: add parent save and restore
clk: imx: scu: Only save DC SS clock using non-cached clock rate
clk: imx: scu: Add A72 frequency scaling support
clk: imx: scu: Add A53 frequency scaling support
clk: imx: scu: bypass pi_pll enable status restore
clk: imx: scu: detach pd if can't power up
clk: imx: scu: bypass cpu clock save and restore
clk: imx: scu: add parallel port clock ops
clk: imx: scu: add more scu clocks
clk: imx: scu: add enet rgmii gpr clocks
clk: imx8qm: add clock valid resource checking
clk: imx8qxp: add clock valid checking mechnism
clk: imx: scu: add gpr clocks support
clk: imx: scu: remove legacy scu clock binding support
dt-bindings: arm: imx: scu: drop deprecated legacy clock binding
dt-bindings: arm: imx: scu: fix naming typo of clk compatible string
clk: imx: Remove the audio ipg clock from imx8mp