summaryrefslogtreecommitdiffstats
path: root/arch/arc
Commit message (Expand)AuthorAgeFilesLines
* Merge branch 'locking-core-for-linus' of git://git.kernel.org/pub/scm/linux/k...Linus Torvalds2015-09-031-2/+6
|\
| * atomic: Collapse all atomic_{set,clear}_mask definitionsPeter Zijlstra2015-07-271-10/+0
| * atomic: Provide atomic_{or,xor,and}Peter Zijlstra2015-07-271-1/+0
| * arc: Provide atomic_{or,xor,and}Peter Zijlstra2015-07-271-2/+17
* | Merge branch 'irq-core-for-linus' of git://git.kernel.org/pub/scm/linux/kerne...Linus Torvalds2015-09-011-1/+2
|\ \
| * | arc/irq: Prepare idu_cascade_isr for irq argument removalThomas Gleixner2015-07-311-1/+2
| |/
* | ARCv2: entry: Fix reserved handlerVineet Gupta2015-08-271-7/+2
* | ARCv2: perf: Finally introduce HS perf unitVineet Gupta2015-08-272-2/+6
* | ARCv2: perf: SMP supportAlexey Brodkin2015-08-271-15/+54
* | ARCv2: perf: implement exclusion of event counting in user or kernel modeAlexey Brodkin2015-08-272-2/+17
* | ARCv2: perf: Support sampling events using overflow interruptsAlexey Brodkin2015-08-272-10/+126
* | ARCv2: perf: implement "event_set_period"Alexey Brodkin2015-08-271-16/+63
* | ARC: perf: cap the number of counters to hardware max of 32Vineet Gupta2015-08-272-5/+6
* | ARC: Eliminate some ARCv2 specific code for ARCompact buildVineet Gupta2015-08-212-28/+34
* | ARC: add/fix some comments in code - no functional changeVineet Gupta2015-08-206-22/+23
* | ARC: change some branchs to jumps to resolve linkage errorsYuriy Kolerov2015-08-203-9/+9
* | ARC: ensure futex ops are atomic in !LLSC configVineet Gupta2015-08-201-0/+12
* | ARC: Enable HAVE_FUTEX_CMPXCHGVineet Gupta2015-08-201-0/+1
* | ARC: make futex_atomic_cmpxchg_inatomic() return bimodalVineet Gupta2015-08-201-9/+11
* | ARC: futex cosmeticsVineet Gupta2015-08-201-8/+9
* | ARC: add barriers to futex codeVineet Gupta2015-08-201-11/+10
* | ARCv2: IOC: Allow boot time disableAlexey Brodkin2015-08-201-3/+4
* | ARCv2: SLC: Allow boot time disableVineet Gupta2015-08-201-2/+19
* | ARCv2: Support IO Coherency and permutations involving L1 and L2 cachesAlexey Brodkin2015-08-204-16/+125
* | ARC: Enable optimistic spinning for LLSC configVineet Gupta2015-08-111-0/+1
* | ARCv2: spinlock/rwlock/atomics: reduce 1 instruction in exponential backoffVineet Gupta2015-08-072-4/+2
* | ARC: Make pt_regs regs unsignedVineet Gupta2015-08-052-37/+37
* | ARCv2: spinlock/rwlock: Reset retry delay when starting a new spin-wait cycleVineet Gupta2015-08-041-3/+3
* | ARCv2: spinlock/rwlock/atomics: Delayed retry of failed SCOND with exponentia...Vineet Gupta2015-08-044-4/+347
* | ARC: LLOCK/SCOND based rwlockVineet Gupta2015-08-042-10/+166
* | ARC: LLOCK/SCOND based spin_lockVineet Gupta2015-08-041-7/+69
* | ARC: refactor atomic inline asm operands with symbolic namesVineet Gupta2015-08-041-15/+17
* | Revert "ARCv2: STAR 9000837815 workaround hardware exclusive transactions liv...Vineet Gupta2015-08-041-12/+2
* | ARCv2: [axs103_smp] Reduce clk for Quad FPGA configsVineet Gupta2015-08-041-0/+15
* | ARCv2: Fix the peripheral address space detectionVineet Gupta2015-08-032-5/+10
* | ARCv2: allow selection of page size for MMUv4Alexey Brodkin2015-07-231-2/+2
* | ARCv2: lib: memset: Don't assume 64-bit load/storesVineet Gupta2015-07-201-7/+36
* | ARCv2: lib: memcpy: Missing PREFETCHWVineet Gupta2015-07-201-1/+1
* | ARCv2: add knob for DIV_REV in KconfigAlexey Brodkin2015-07-202-1/+13
* | ARC/time: Migrate to new 'set-state' interfaceViresh Kumar2015-07-201-25/+15
|/
* mm: clean up per architecture MM hook header filesLaurent Dufour2015-07-172-15/+1
* ARCv2: support HS38 releasesVineet Gupta2015-07-131-1/+5
* ARC: make sure instruction_pointer() returns unsigned valueAlexey Brodkin2015-07-131-1/+1
* ARC: slightly refactor macros for boot loggingVineet Gupta2015-07-091-4/+5
* ARC: Add llock/scond to futex backendVineet Gupta2015-07-091-6/+42
* arc:irqchip: prepare for drivers/irqchip/irqchip.h removalJoël Porquet2015-07-093-3/+0
* ARC: Make ARC bitops "safer" (add anti-optimization)Vineet Gupta2015-07-091-26/+9
* ARCv2: [axs103] bump CPU frequency from 75 to 90 MHZAlexey Brodkin2015-07-092-2/+2
* ARCv2: intc: IDU: Fix potential race in installing a chained IRQ handlerVineet Gupta2015-07-061-2/+1
* ARCv2: intc: IDU: support irq affinityVineet Gupta2015-07-061-1/+18
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-10 15:08:56 +0000