summaryrefslogtreecommitdiffstats
path: root/arch/arm/mm/proc-v7.S
Commit message (Expand)AuthorAgeFilesLines
* ARM: invalidate L1 before enabling coherencyRussell King2015-07-171-5/+9
* Merge branch 'for-arm-soc' into for-nextRussell King2015-06-121-1/+1
|\
| * ARM: v7 setup function should invalidate L1 cacheRussell King2015-06-011-1/+1
* | ARM: proc-v7: sanitise and document registers around errataRussell King2015-06-011-30/+38
* | ARM: proc-v7: clean up MIDR accessRussell King2015-06-011-5/+4
* | ARM: proc-v7: move CPU errata out of lineRussell King2015-06-011-65/+78
* | ARM: redo TTBR setup code for LPAERussell King2015-06-011-13/+13
|/
* ARM: proc-v7: avoid errata 430973 workaround for non-Cortex A8 CPUsRussell King2015-04-141-0/+28
* ARM: 8314/1: replace PROCINFO embedded branch with relative offsetArd Biesheuvel2015-03-281-14/+14
*-. Merge branches 'fixes', 'misc', 'pm' and 'sa1100' into for-nextRussell King2014-12-051-2/+3
|\ \
| * | ARM: 8196/1: vfp: Workaround bad MVFR1 register on some KraitsStephen Boyd2014-11-211-2/+3
| |/
* / ARM: 8222/1: mvebu: enable strex backoff delayThomas Petazzoni2014-11-271-2/+0
|/
* ARM: 8138/1: drop ISAR0 workaround for B15Brian Norris2014-09-121-1/+1
* ARM: 8110/1: do CPU-specific init for Broadcom Brahma15 coresMarc Carino2014-07-241-0/+11
* ARM: 8103/1: save/restore Cortex-A9 CP15 registers on suspend/resumeShawn Guo2014-07-181-1/+36
* ARM: 8089/1: cpu_pj4b_suspend_size should base on cpu_v7_suspend_sizeShawn Guo2014-07-181-6/+6
* ARM: convert all "mov.* pc, reg" to "bx reg" for ARMv6+Russell King2014-07-181-7/+7
* ARM: 8046/1: proc: add support for the Cortex-A17 processorWill Deacon2014-05-251-0/+11
* ARM: 8013/1: PJ4B: Add cpu_suspend/cpu_resume hooks for PJ4BGregory CLEMENT2014-04-231-3/+25
*-. Merge branches 'amba', 'fixes', 'misc', 'mmci', 'unstable/omap-dma' and 'unst...Russell King2014-04-041-1/+12
|\ \
| | * ARM: 7940/1: add support for the Cortex-A12 processorJonathan Austin2014-02-101-0/+11
| |/ |/|
| * ARM: 7953/1: mm: ensure TLB invalidation is complete before enabling MMUWill Deacon2014-02-101-1/+1
|/
* ARM: 7885/1: Save/Restore 64-bit TTBR registers on LPAE suspend/resumeMahesh Sivasubramanian2013-11-141-5/+12
* ARM: asm: Add ARM_BE8() assembly helperBen Dooks2013-10-191-3/+1
*-. Merge branches 'debug-choice', 'devel-stable' and 'misc' into for-linusRussell King2013-09-051-2/+14
|\ \
| | * ARM: 7823/1: errata: workaround Cortex-A15 erratum 773022Will Deacon2013-09-021-1/+13
| * | ARM: mm: use inner-shareable barriers for TLB and user cache operationsWill Deacon2013-08-121-1/+1
|/ /
* / ARM: 7784/1: mm: ensure SMP alternates assemble to exactly 4 bytes with Thumb-2Will Deacon2013-07-221-5/+6
|/
* arm: delete __cpuinit/__CPUINIT usage from all ARM usersPaul Gortmaker2013-07-141-2/+0
* Merge branch 'devel-stable' into for-nextRussell King2013-06-291-6/+21
|\
| * ARM: add Cortex-R7 Processor InfoJonathan Austin2013-06-071-1/+12
| * ARM: suspend: fix CPU suspend code for !CONFIG_MMU configurationsWill Deacon2013-06-071-5/+9
* | ARM: 7773/1: PJ4B: Add support for errata 4742Gregory CLEMENT2013-06-241-3/+31
* | ARM: 7754/1: Fix the CPU ID and the mask associated to the PJ4BGregory CLEMENT2013-06-171-2/+2
|/
*-. Merge branches 'devel-stable', 'entry', 'fixes', 'mach-types', 'misc' and 'sm...Russell King2013-05-021-5/+21
|\ \
| | * ARM: 7695/1: mvebu: Enable pj4b on LPAE compilationsGregory CLEMENT2013-04-171-1/+2
| | * ARM: 7691/1: mm: kill unused TLB_CAN_READ_FROM_L1_CACHE and use ALT_SMP insteadWill Deacon2013-04-031-2/+2
| |/ |/|
| * ARM: 7678/1: Work around faulty ISAR0 register in some Krait CPUsStepan Moskovchenko2013-03-221-0/+15
| * ARM: 7680/1: Detect support for SDIV/UDIV from ISAR0 registerStephen Boyd2013-03-221-2/+2
|/
* ARM: 7614/1: mm: fix wrong branch from Cortex-A9 to PJ4bHaojian Zhuang2013-01-061-0/+1
* ARM: 7609/1: disable errata work-arounds which access secure registersRob Herring2013-01-021-1/+2
* Merge tag 'mvebu' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-socLinus Torvalds2012-12-141-0/+67
|\
| * arm: mm: Add support for PJ4B cpu and init routinesGregory CLEMENT2012-11-211-0/+67
* | ARM: 7553/1: proc-v7: Ensure correct instruction set after cpu_resetDave Martin2012-10-181-1/+1
|/
* ARM: mm: update __v7_setup() to the new LoUIS cache maintenance APISantosh Shilimkar2012-09-251-1/+1
* ARM: 7384/1: ThumbEE: Disable userspace TEEHBR access for !CONFIG_ARM_THUMBEEJonathan Austin2012-04-151-0/+12
* ARM: 7345/1: errata: update workaround for A9 erratum #743622Will Deacon2012-02-271-3/+1
* ARM: 7296/1: proc-v7.S: remove HARVARD_CACHE preprocessor guardsWill Deacon2012-01-231-6/+0
* ARM: 7295/1: cortex-a7: move proc_info out of !CONFIG_ARM_LPAE blockWill Deacon2012-01-231-10/+10
* Merge branch 'devel-stable' into for-linusRussell King2012-01-051-157/+22
|\