summaryrefslogtreecommitdiffstats
path: root/arch/arm64/kernel/cpufeature.c
Commit message (Expand)AuthorAgeFilesLines
* treewide: Use fallthrough pseudo-keywordGustavo A. R. Silva2020-08-231-1/+1
* Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds2020-08-031-43/+106
|\
| * Merge branch 'for-next/tlbi' into for-next/coreCatalin Marinas2020-07-311-0/+20
| |\
| | * arm64: tlb: Detect the ARMv8.4 TLBI RANGE featureZhenyu Ye2020-07-151-0/+10
| | * arm64: Detect the ARMv8.4 TTL featureMarc Zyngier2020-07-071-0/+11
| | |
| | \
| *-. \ Merge branches 'for-next/misc', 'for-next/vmcoreinfo', 'for-next/cpufeature',...Catalin Marinas2020-07-311-29/+85
| |\ \ \ | | | |/ | | |/|
| | | * arm64/cpufeature: Validate feature bits spacing in arm64_ftr_regs[]Anshuman Khandual2020-07-071-3/+44
| | | * arm64/cpufeature: Replace all open bits shift encodings with macrosAnshuman Khandual2020-07-031-26/+27
| | | * arm64/cpufeature: Add remaining feature bits in ID_AA64MMFR2 registerAnshuman Khandual2020-07-031-0/+7
| | | * arm64/cpufeature: Add remaining feature bits in ID_AA64MMFR1 registerAnshuman Khandual2020-07-031-0/+4
| | | * arm64/cpufeature: Add remaining feature bits in ID_AA64MMFR0 registerAnshuman Khandual2020-07-031-0/+3
| | |/
| * / arm64/panic: Unify all three existing notifier blocksAnshuman Khandual2020-07-021-14/+1
| |/
* / arm64: Add KRYO4XX silver CPU cores to erratum list 1530923 and 1024718Sai Prakash Ranjan2020-07-031-0/+2
|/
* arm64: kpti: Add KRYO{3, 4}XX silver CPU cores to kpti safelistSai Prakash Ranjan2020-06-241-0/+2
* Merge branch 'for-next/bti' into for-next/coreWill Deacon2020-05-281-0/+37
|\
| * arm64: Set GP bit in kernel page tables to enable BTI for the kernelMark Brown2020-05-071-0/+4
| * Merge branch 'for-next/bti-user' into for-next/btiWill Deacon2020-05-051-0/+33
| |\
| | * arm64: Basic Branch Target Identification supportDave Martin2020-03-161-0/+33
* | | KVM: arm64: Check advertised Stage-2 page size capabilityMarc Zyngier2020-05-281-0/+18
* | | arm64/cpufeature: Add get_arm64_ftr_reg_nowarn()Anshuman Khandual2020-05-271-10/+34
* | | arm64/cpuinfo: Add ID_MMFR4_EL1 into the cpuinfo_arm64 contextAnshuman Khandual2020-05-211-0/+4
* | | arm64/cpufeature: Add remaining feature bits in ID_AA64PFR1 registerAnshuman Khandual2020-05-211-0/+2
* | | arm64/cpufeature: Add remaining feature bits in ID_AA64PFR0 registerAnshuman Khandual2020-05-211-0/+2
* | | arm64/cpufeature: Add remaining feature bits in ID_AA64ISAR0 registerAnshuman Khandual2020-05-211-0/+1
* | | arm64/cpufeature: Add remaining feature bits in ID_MMFR4 registerAnshuman Khandual2020-05-211-0/+13
* | | arm64/cpufeature: Add remaining feature bits in ID_PFR0 registerAnshuman Khandual2020-05-211-0/+2
* | | arm64/cpufeature: Introduce ID_MMFR5 CPU registerAnshuman Khandual2020-05-211-0/+10
* | | arm64/cpufeature: Introduce ID_DFR1 CPU registerAnshuman Khandual2020-05-211-0/+10
* | | arm64/cpufeature: Introduce ID_PFR2 CPU registerAnshuman Khandual2020-05-211-0/+11
* | | arm64/cpufeature: Make doublelock a signed feature in ID_AA64DFR0Anshuman Khandual2020-05-211-1/+1
* | | arm64/cpufeature: Drop TraceFilt feature exposure from ID_DFR0 registerAnshuman Khandual2020-05-211-1/+1
* | | arm64/cpufeature: Add explicit ftr_id_isar0[] for ID_ISAR0 registerAnshuman Khandual2020-05-211-2/+12
* | | arm64/cpufeature: Drop open encodings while extracting parangeAnshuman Khandual2020-05-201-1/+2
* | | arm64/cpufeature: Validate hypervisor capabilities during CPU hotplugAnshuman Khandual2020-05-201-0/+32
* | | arm64: cpufeature: Extend comment to describe absence of field infoWill Deacon2020-05-051-0/+5
* | | arm64: cpufeature: Add an overview comment for the cpufeature frameworkWill Deacon2020-04-281-0/+50
* | | arm64: cpufeature: Relax checks for AArch32 support at EL[0-2]Will Deacon2020-04-281-7/+3
* | | arm64: cpufeature: Relax AArch32 system checks if EL1 is 64-bit onlyWill Deacon2020-04-281-1/+32
* | | arm64: cpufeature: Factor out checking of AArch32 featuresWill Deacon2020-04-281-47/+65
* | | arm64: cpufeature: Remove redundant call to id_aa64pfr0_32bit_el0()Will Deacon2020-04-281-3/+1
* | | arm64: cpufeature: Add CPU capability for AArch32 EL1 supportWill Deacon2020-04-281-0/+12
* | | arm64: cpufeature: Spell out register fields for ID_ISAR4 and ID_PFR1Will Deacon2020-04-281-2/+26
* | | arm64: cpufeature: Relax check for IESB supportSai Prakash Ranjan2020-04-281-1/+1
|/ /
* | Merge branch 'for-next/kernel-ptrauth' into for-next/coreCatalin Marinas2020-03-251-22/+71
|\ \
| * | arm64: enable ptrauth earlierKristina Martsenko2020-03-181-10/+3
| * | arm64: cpufeature: handle conflicts based on capabilityKristina Martsenko2020-03-181-14/+15
| * | arm64: cpufeature: Move cpu capability helpers inside C fileAmit Daniel Kachhap2020-03-181-0/+13
| * | arm64: cpufeature: add pointer auth meta-capabilitiesKristina Martsenko2020-03-181-1/+24
| * | arm64: cpufeature: Fix meta-capability cpufeature checkAmit Daniel Kachhap2020-03-181-1/+20
| |/
| |
| \
*-. \ Merge branches 'for-next/memory-hotremove', 'for-next/arm_sdei', 'for-next/am...Catalin Marinas2020-03-251-1/+71
|\ \ \ | |_|/ |/| |
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-25 06:15:10 +0000