summaryrefslogtreecommitdiffstats
path: root/arch/mips/mm/c-r4k.c
Commit message (Expand)AuthorAgeFilesLines
* MIPS: c-r4k: Treat physically indexed dcaches as not aliasingPaul Burton2017-01-031-0/+4
* MIPS: c-r4k: Treat I6400 dcache as though physically indexedPaul Burton2017-01-031-1/+1
* MIPS: Support per-device DMA coherencePaul Burton2016-10-061-0/+4
* MIPS: Sanitise coherentio semanticsPaul Burton2016-10-061-1/+2
* MIPS: mm: Audit and remove any unnecessary uses of module.hPaul Gortmaker2016-10-051-1/+1
* MIPS: c-r4k: Fix flush_icache_range() for EVAJames Hogan2016-10-051-8/+35
* MIPS: c-r4k: Split user/kernel flush_icache_range()James Hogan2016-10-041-0/+2
* MIPS: c-r4k: Drop bc_wback_inv() from icache flushJames Hogan2016-10-041-11/+0
* MIPS: c-r4k: Fix size calc when avoiding IPIs for small icache flushesPaul Burton2016-09-131-1/+1
* Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds2016-08-061-57/+227
|\
| * MIPS: c-r4k: Use SMP calls for CM indexed cache opsJames Hogan2016-07-291-1/+1
| * MIPS: c-r4k: Avoid small flush_icache_range SMP callsJames Hogan2016-07-291-0/+21
| * MIPS: c-r4k: Local flush_icache_range cache op overrideJames Hogan2016-07-291-6/+18
| * MIPS: c-r4k: Split r4k_flush_kernel_vmap_range()James Hogan2016-07-291-8/+17
| * MIPS: c-r4k: Exclude sibling CPUs in SMP callsJames Hogan2016-07-291-4/+13
| * MIPS: c-r4k: Fix valid ASID optimisationJames Hogan2016-07-291-13/+35
| * MIPS: c-r4k: Add r4k_on_each_cpu cache op type argJames Hogan2016-07-291-19/+51
| * MIPS: c-r4k: Avoid dcache flush for sigtrampsJames Hogan2016-07-291-6/+10
| * MIPS: c-r4k: Fix sigtramp SMP call to use kmapJames Hogan2016-07-291-6/+69
| * MIPS: SMP: Clear ASID without confusing has_valid_asid()James Hogan2016-07-291-0/+4
| * MIPS: Remove cpu_has_safe_index_cacheopsRalf Baechle2016-07-061-9/+3
* | MIPS: Add define for Config.VI (virtual icache) bitJames Hogan2016-06-151-1/+1
|/
* MIPS: remove aliasing alignment if HW has antialising supportLeonid Yegoshin2016-05-131-1/+1
* MIPS: Loongson-3: Introduce CONFIG_LOONGSON3_ENHANCEMENTHuacai Chen2016-05-131-0/+2
* MIPS: Loongson-3: Set cache flush handlers to cache_noopHuacai Chen2016-05-131-0/+14
* MIPS: Loongson: Add Loongson-3A R2 basic supportHuacai Chen2016-05-131-0/+27
* MIPS: BMIPS: local_r4k___flush_cache_all needs to blast S-cacheFlorian Fainelli2016-05-131-0/+5
* MIPS: BMIPS: Clear MIPS_CACHE_ALIASES earlierFlorian Fainelli2016-05-131-2/+2
* MIPS: BMIPS: BMIPS5000 has I cache filing from D cacheFlorian Fainelli2016-05-131-0/+4
* MIPS: Add M6250 cases to CPU switch statementsPaul Burton2016-05-131-0/+1
* MIPS: Add P6600 cases to CPU switch statementsPaul Burton2016-05-131-0/+1
* MIPS: I6400: Icache fills from dcacheJames Hogan2016-05-091-0/+1
* MIPS: c-r4k: Sync icache when it fills from dcacheJames Hogan2016-05-091-2/+9
* mm: differentiate page_mapped() from page_mapcount() for compound pagesKirill A. Shutemov2016-01-151-1/+2
* MIPS: Add cases for CPU_I6400Markos Chandras2015-08-261-0/+1
* MIPS: c-r4k: Extend way_string arrayPaul Burton2015-07-101-1/+3
* MIPS: c-r4k: Fix cache flushing for MT coresMarkos Chandras2015-07-101-3/+11
* MIPS: c-r4k: Remove legacy __cpuinit section that crept inPaul Gortmaker2015-06-211-1/+1
* MIPS: c-r4k: Fix typo in probe_scache()Joshua Kinard2015-06-061-1/+1
* MIPS: c-r4k.c: Fix the 74K D-cache alias erratum workaroundMaciej W. Rozycki2015-04-021-8/+15
* MIPS: Add R16000 detectionJoshua Kinard2015-04-011-3/+7
* MIPS: mm: scache: Add secondary cache support for MIPS R6 coresMarkos Chandras2015-02-171-1/+2
* MIPS: mm: c-r4k: Set the correct ISA levelMarkos Chandras2015-02-171-1/+1
* MIPS: Add cases for CPU_QEMU_GENERICLeonid Yegoshin2015-02-161-0/+1
* MIPS: BMIPS: Add special cache handling in c-r4k.cKevin Cernekee2014-11-241-0/+43
* MIPS: c-r4k: Avoid duplicate CPU_74K/CPU_1074K checksMaciej W. Rozycki2014-07-301-4/+4
* MIPS: Add minimal support for OCTEON3 to c-r4k.cDavid Daney2014-05-301-4/+44
* Merge branch 'wip-mips-pm' of https://github.com/paulburton/linux into mips-f...Ralf Baechle2014-05-291-0/+24
|\
| * MIPS: c-r4k: Add CPU PM callback for coherencyJames Hogan2014-05-021-0/+24
* | MIPS: MT: Remove SMTC supportRalf Baechle2014-05-241-2/+2
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-04 17:04:09 +0000