summaryrefslogtreecommitdiffstats
path: root/arch/mips/mm/c-r4k.c
Commit message (Expand)AuthorAgeFilesLines
...
* Avoid SMP cacheflushes. This is a minor optimization of startup butRalf Baechle2005-10-291-3/+2
* More AP / SP bits for the 34K, the Malta bits and things. Still wantsRalf Baechle2005-10-291-2/+1
* Mark a few variables __read_mostly.Ralf Baechle2005-10-291-1/+7
* MIPS R2 instruction hazard handling.Ralf Baechle2005-10-291-0/+1
* Better interface to run uncached cache setup code.Thiemo Seufer2005-10-291-4/+2
* Sparseify MIPS.Ralf Baechle2005-10-291-3/+4
* Base Au1200 2.6 support.Pete Popov2005-10-291-0/+4
* Use intermediate variable.Thiemo Seufer2005-10-291-3/+3
* Moves a test which determines if we actually need to perform aRalf Baechle2005-10-291-7/+7
* Update MIPS to use the 4-level pagetable code thereby getting rid ofRalf Baechle2005-10-291-1/+3
* 25Kf is also physically indexed.Ralf Baechle2005-10-291-0/+1
* 20Kc and SB1 don't suffer from aliases.Ralf Baechle2005-10-291-0/+2
* Move missplaced code line to the right place.Ralf Baechle2005-10-291-3/+2
* Use hardware mechanism to deal with cache aliases in the 24K.Ralf Baechle2005-10-291-2/+10
* Remove old wrong bits of cache code.Ralf Baechle2005-10-291-3/+0
* [PATCH] mips: nuke trailing whitespaceRalf Baechle2005-09-051-8/+8
* [PATCH] mips: clean up 32/64-bit configurationRalf Baechle2005-09-051-2/+2
* Linux-2.6.12-rc2v2.6.12-rc2Linus Torvalds2005-04-161-0/+1260
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-05 06:15:00 +0000