summaryrefslogtreecommitdiffstats
path: root/arch/riscv
Commit message (Expand)AuthorAgeFilesLines
* mm: convert return type of handle_mm_fault() caller to vm_fault_tSouptick Joarder2018-08-171-1/+2
* Merge tag 'kconfig-v4.19-2' of git://git.kernel.org/pub/scm/linux/kernel/git/...Linus Torvalds2018-08-152-71/+37
|\
| * kconfig: include kernel/Kconfig.preempt from init/KconfigChristoph Hellwig2018-08-021-2/+0
| * Kconfig: consolidate the "Kernel hacking" menuChristoph Hellwig2018-08-022-45/+37
| * kconfig: include common Kconfig files from top-level KconfigChristoph Hellwig2018-08-021-24/+0
* | Merge tag 'kbuild-v4.19' of git://git.kernel.org/pub/scm/linux/kernel/git/mas...Linus Torvalds2018-08-151-1/+0
|\ \
| * | kbuild: remove redundant LDFLAGS clearing in arch/*/MakefileMasahiro Yamada2018-07-191-1/+0
| |/
* | locking/atomics: Rework ordering barriersMark Rutland2018-07-251-12/+5
* | Merge tag 'v4.18-rc5' into locking/core, to pick up fixesIngo Molnar2018-07-177-25/+24
|\|
| * RISC-V: Fix the rv32i kernel buildPalmer Dabbelt2018-07-044-13/+21
| |\
| | * RISC-V: Change variable type for 32-bit compatibleZong Li2018-07-041-11/+11
| | * RISC-V: Add definiion of extract symbol's index and type for 32-bitZong Li2018-07-041-2/+7
| | * RISC-V: Select GENERIC_UCMPDI2 on RV32IZong Li2018-07-041-0/+1
| | * RISC-V: Add conditional macro for zone of DMA32Zong Li2018-07-041-0/+2
| * | RISC-V: Fix PTRACE_SETREGSET bug.Jim Wilson2018-07-041-1/+1
| * | RISC-V: Don't include irq-riscv-intc.hPalmer Dabbelt2018-07-041-4/+0
| * | riscv: remove unnecessary of_platform_populate callRob Herring2018-07-041-5/+0
| * | RISC-V: fix R_RISCV_ADD32/R_RISCV_SUB32 relocationsAndreas Schwab2018-07-041-2/+2
| |/
* | atomics/treewide: Make unconditional inc/dec ops optionalMark Rutland2018-06-211-76/+0
* | atomics/treewide: Make test ops optionalMark Rutland2018-06-211-46/+0
* | atomics/riscv: Define atomic64_fetch_add_unless()Mark Rutland2018-06-211-6/+2
* | atomics/treewide: Make atomic_fetch_add_unless() optionalMark Rutland2018-06-211-0/+1
* | atomics/treewide: Make atomic64_inc_not_zero() optionalMark Rutland2018-06-211-7/+0
* | atomics/treewide: Remove redundant atomic_inc_not_zero() definitionsMark Rutland2018-06-211-9/+0
* | atomics/treewide: Rename __atomic_add_unless() => atomic_fetch_add_unless()Mark Rutland2018-06-211-2/+2
|/
* Merge tag 'riscv-for-linus-4.18-merge_window' of git://git.kernel.org/pub/scm...Linus Torvalds2018-06-1615-14/+626
|\
| * RISC-V: Add CONFIG_HVC_RISCV_SBI=y to defconfigPalmer Dabbelt2018-06-111-0/+1
| * RISC-V: Make our port sparse-cleanPalmer Dabbelt2018-06-116-9/+14
| |\
| | * riscv: split the declaration of __copy_userLuc Van Oostenryck2018-06-093-6/+11
| | * riscv: no __user for probe_kernel_address()Luc Van Oostenryck2018-06-071-1/+1
| | * riscv: use NULL instead of a plain 0Luc Van Oostenryck2018-06-072-2/+2
| * | RISC-V: Handle R_RISCV_32 in modulesAndreas Schwab2018-06-111-0/+12
| * | riscv/ftrace: Export _mcount when DYNAMIC_FTRACE isn't setAlan Kao2018-06-111-1/+1
| * | riscv: add riscv-specific predefines to CHECKFLAGSLuc Van Oostenryck2018-06-111-0/+3
| * | RISC-V: Preliminary Perf SupportPalmer Dabbelt2018-06-045-0/+586
| |\ \
| | * | perf: riscv: preliminary RISC-V supportAlan Kao2018-06-045-0/+586
| | |/
| * / riscv: Fix the bug in memory access fixup codeAlan Kao2018-06-041-4/+9
| |/
* | Merge tag 'mips_4.18' of git://git.kernel.org/pub/scm/linux/kernel/git/mips/l...Linus Torvalds2018-06-121-3/+3
|\ \
| * | lib: Rename compiler intrinsic selects to GENERIC_LIB_*Matt Redfearn2018-04-231-3/+3
* | | Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds2018-06-081-1/+0
|\ \ \
| * | | drivers: base: cacheinfo: setup DT cache properties earlyJeremy Linton2018-05-171-1/+0
| | |/ | |/|
* | | mm: introduce ARCH_HAS_PTE_SPECIALLaurent Dufour2018-06-072-3/+1
* | | Merge branch 'siginfo-linus' of git://git.kernel.org/pub/scm/linux/kernel/git...Linus Torvalds2018-06-041-14/+2
|\ \ \
| * | | signal/riscv: Replace do_trap_siginfo with force_sig_faultEric W. Biederman2018-04-251-8/+2
| * | | signal/riscv: Use force_sig_fault where appropriateEric W. Biederman2018-04-251-8/+1
| * | | signal: Ensure every siginfo we send has all bits initializedEric W. Biederman2018-04-251-0/+1
| | |/ | |/|
* | | riscv: add swiotlb supportChristoph Hellwig2018-05-193-0/+18
* | | riscv: only enable ZONE_DMA32 for 64-bitChristoph Hellwig2018-05-191-1/+1
* | | riscv: simplify Kconfig magic for 32-bit vs 64-bit kernelsChristoph Hellwig2018-05-191-25/+6
* | | arch: define the ARCH_DMA_ADDR_T_64BIT config symbol in lib/KconfigChristoph Hellwig2018-05-091-3/+0
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-11 18:30:14 +0000