summaryrefslogtreecommitdiffstats
path: root/drivers/clk/imx
Commit message (Expand)AuthorAgeFilesLines
*-. Merge branches 'clk-fallthru', 'clk-ingenic', 'clk-tegra', 'clk-sirf' and 'cl...Stephen Boyd2020-08-031-2/+2
|\ \
| * | clk: imx: Use fallthrough pseudo-keywordGustavo A. R. Silva2020-07-271-2/+2
| |/
* | clk: imx: vf610: add CAAM clockAndrey Smirnov2020-06-231-0/+1
* | clk: imx8mp: add mu root clkPeng Fan2020-06-231-0/+1
|/
* clk: imx: use imx8m_clk_hw_composite_bus for i.MX8M bus clk slicePeng Fan2020-05-214-39/+39
* clk: imx: add imx8m_clk_hw_composite_busPeng Fan2020-05-212-0/+12
* clk: imx: add mux ops for i.MX8M composite clkPeng Fan2020-05-211-1/+50
* clk: imx8m: migrate A53 clk root to use composite corePeng Fan2020-05-203-9/+9
* clk: imx8mp: use imx8m_clk_hw_composite_core to simplify codePeng Fan2020-05-201-31/+16
* clk: imx8mp: Define gates for pll1/2 fixed dividersPeng Fan2020-05-201-18/+36
* clk: imx: imx8mp: fix pll mux bitPeng Fan2020-05-201-10/+10
* clk: imx8m: drop clk_hw_set_parent for A53Peng Fan2020-05-204-12/+0
* clk: imx: Add helpers for passing the device as argumentAbel Vesa2020-04-291-0/+29
* clk: imx: pll14xx: Add the device as argument when registeringAbel Vesa2020-04-292-7/+14
* clk: imx: gate2: Allow single bit gating clockAbel Vesa2020-04-292-8/+36
* clk: imx: clk-pllv3: Use readl_relaxed_poll_timeout() for PLL lock waitAnson Huang2020-04-201-11/+5
* clk: imx: clk-sscg-pll: Remove unnecessary blank linesAnson Huang2020-04-201-10/+0
* clk: imx: drop the dependency on ARM64 for i.MX8MPeng Fan2020-04-141-4/+4
* clk: imx7ulp: make it easy to change ARM core clkPeng Fan2020-04-141-2/+4
* clk: imx: imx6ul: change flexcan clock to support CiA bitratesWaibel Georg2020-04-131-1/+1
* Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2020-04-0516-110/+210
|\
| * clk: imx: clk-gate2: Pass the device to the register functionAbel Vesa2020-03-161-1/+1
| * clk: imx7d: Add PXP clockLaurent Pinchart2020-03-161-0/+1
| * clk: imx8mq: A53 core clock no need to be criticalAnson Huang2020-03-111-4/+4
| * clk: imx8mp: A53 core clock no need to be criticalAnson Huang2020-03-111-4/+4
| * clk: imx8mm: A53 core clock no need to be criticalAnson Huang2020-03-111-4/+4
| * clk: imx8mn: A53 core clock no need to be criticalAnson Huang2020-03-111-4/+4
| * clk: imx: pllv4: use prepare/unpreparePeng Fan2020-03-101-6/+6
| * clk: imx: pfdv2: determine best parent ratePeng Fan2020-03-101-17/+33
| * clk: imx: pfdv2: switch to use determine_ratePeng Fan2020-03-101-6/+9
| * clk: imx: Fix division by zero warning on pfdv2Anson Huang2020-03-101-0/+6
| * clk: imx: clk-sscg-pll: Drop unnecessary initializationAnson Huang2020-02-241-7/+7
| * clk: imx: pll14xx: Return error if pll type is invalidAnson Huang2020-02-241-0/+2
| * clk: imx: imx8mp: fix a53 cpu clockPeng Fan2020-02-241-4/+12
| * clk: imx: imx8mn: fix a53 cpu clockPeng Fan2020-02-241-4/+12
| * clk: imx: imx8mm: fix a53 cpu clockPeng Fan2020-02-241-4/+12
| * clk: imx: imx8mq: fix a53 cpu clockPeng Fan2020-02-241-4/+12
| * clk: imx8mp: Rename the IMX8MP_CLK_HDMI_27M clockAnson Huang2020-02-241-2/+2
| * clk: imx8mn: Remove unused includesAnson Huang2020-02-191-2/+0
| * clk: imx8mm: Remove unused includesAnson Huang2020-02-191-2/+0
| * clk: imx8mp: Include slab.h instead of clkdev.hAnson Huang2020-02-191-1/+1
| * clk: imx8mp: Add missing of_node_put()Anson Huang2020-02-171-0/+1
| * clk: imx8mn: Add missing of_node_put()Anson Huang2020-02-171-0/+1
| * clk: imx8mm: Add missing of_node_put()Anson Huang2020-02-171-0/+1
| * clk: imx8mq: Add missing of_node_put()Anson Huang2020-02-171-0/+1
| * clk: imx6sl: Add missing of_node_put()Anson Huang2020-02-171-0/+1
| * clk: imx7ulp: Include clk-provider.h instead of clk.hAnson Huang2020-02-171-1/+1
| * clk: imx: drop redundant initializationAnson Huang2020-02-174-6/+6
| * clk: imx: Include clk-provider.h instead of clk.h for i.MX8M SoCs clock driverAnson Huang2020-02-173-3/+3
| * clk: imx8mm: Add CLKO2 supportFabio Estevam2020-02-171-0/+3
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-27 18:29:52 +0000