summaryrefslogtreecommitdiffstats
path: root/drivers/clk/ralink
Commit message (Expand)AuthorAgeFilesLines
* clk: ralink: mtmips: add mmc related clocks for SoCs MT7620, MT7628 and MT7688Sergio Paracuellos2024-11-141-7/+23
* clk: ralink: mtmips: fix clocks probe order in oldest ralink SoCsSergio Paracuellos2024-11-141-8/+13
* clk: ralink: mtmips: fix clock plan for Ralink SoC RT3883Sergio Paracuellos2024-11-141-2/+7
* clk: ralink: mtmips: quiet unused variable warningSergio Paracuellos2023-10-181-15/+5
* clk: Annotate struct clk_hw_onecell_data with __counted_byKees Cook2023-08-221-2/+1
* clk: ralink: mtmips: Fix uninitialized use of ret in mtmips_register_{fixed,f...Nathan Chancellor2023-06-231-0/+2
* clk: ralink: add clock and reset driver for MTMIPS SoCsSergio Paracuellos2023-06-213-0/+1123
* clk: ralink: fix 'mt7621_gate_is_enabled()' functionSergio Paracuellos2023-02-101-2/+8
* clk: ralink: make system controller node a reset providerSergio Paracuellos2022-02-151-1/+91
* clk: ralink: avoid to set 'CLK_IS_CRITICAL' flag for gatesSergio Paracuellos2021-08-281-8/+1
* clk: ralink: add clock driver for mt7621 SoCSergio Paracuellos2021-04-123-0/+508
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-29 07:21:14 +0000