summaryrefslogtreecommitdiffstats
path: root/drivers/clk/zynq
Commit message (Expand)AuthorAgeFilesLines
* clk: zynq: pll: Fix kernel-doc warningsShubhrajyoti Datta2021-12-021-6/+6
* clk: zynq: clkc: Remove various instances of an unused variable 'clk'Lee Jones2021-02-111-38/+35
* clk: zynq: pll: Fix kernel-doc formatting in 'clk_register_zynq_pll's headerLee Jones2021-02-101-6/+6
* treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 401Thomas Gleixner2019-06-052-25/+2
* treewide: Add SPDX license identifier - Makefile/KconfigThomas Gleixner2019-05-211-0/+1
* clk: core: replace clk_{readl,writel} with {readl,writel}Jonas Gorski2019-04-232-12/+12
* clk: Convert to using %pOFn instead of device_node.nameRob Herring2018-08-301-2/+2
* clk: zynq: Remove CLK_IS_ROOTStephen Boyd2016-03-021-2/+1
* Merge tag 'armsoc-soc' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/a...Linus Torvalds2015-09-011-1/+1
|\
| * clk: zynq: remove redundant $(CONFIG_ARCH_ZYNQ) in MakefileMasahiro Yamada2015-07-311-1/+1
* | clk: zynq: Include clk.hStephen Boyd2015-07-201-0/+1
|/
* clk: make several parent names constUwe Kleine-König2015-06-041-9/+16
* clk: don't use __initconst for non-const arraysUwe Kleine-König2015-04-121-12/+12
* clk: zynq: Force CPU_2X clock to be ungatedSoren Brinkmann2015-01-271-0/+1
* clk: zynq: Move const initdata into correct code sectionSoren Brinkmann2014-09-091-15/+14
* clk: zynq: Remove pointless return at end of void functionSoren Brinkmann2014-09-091-1/+0
* clk: zynq: Remove unnecessary OOM messageSoren Brinkmann2014-09-091-3/+1
* clk: zynq: Leave debug clocks in bootup stateSoren Brinkmann2014-04-221-0/+12
* Merge tag 'clk-for-linus-3.15' of git://git.linaro.org/people/mike.turquette/...Linus Torvalds2014-04-052-11/+11
|\
| * clk: zynq: Use clk_readl/clk_writel helper functionMichal Simek2014-02-252-11/+11
* | ARM: zynq: Move of_clk_init from clock driverMichal Simek2014-03-171-2/+0
* | ARM: zynq: Map I/O memory on clkc initMichal Simek2014-02-101-26/+63
|/
* clk/zynq/clkc: Add 'fclk-enable' featureSoren Brinkmann2013-12-201-3/+15
* clk/zynq: Fix possible memory leakFelipe Pena2013-10-071-1/+15
* Merge tag 'clk-for-linus-3.12' of git://git.linaro.org/people/mturquette/linuxLinus Torvalds2013-09-092-39/+62
|\
| * Merge tag 'zynq-clk-for-3.12' of git://git.xilinx.com/linux-xlnx into clk-nextMike Turquette2013-08-201-5/+14
| |\
| | * clk/zynq/pll: Use #defines for fbdiv min/max valuesSoren Brinkmann2013-08-201-4/+7
| | * clk/zynq/pll: Fix documentation for PLL register functionSoren Brinkmann2013-08-201-1/+7
| * | clk: add CLK_SET_RATE_NO_REPARENT flagJames Hogan2013-08-191-36/+50
| |/
* | clk/zynq/clkc: Add CLK_SET_RATE_PARENT flag to ethernet muxesSoren Brinkmann2013-08-131-4/+6
* | clk/zynq/clkc: Add dedicated spinlock for the SWDTSoren Brinkmann2013-08-131-1/+2
|/
* arm: zynq: Migrate platform to clock controllerSoren Brinkmann2013-05-271-0/+3
* clk: zynq: Add clock controller driverSoren Brinkmann2013-05-271-0/+533
* clk: zynq: Factor out PLL driverSoren Brinkmann2013-05-211-0/+235
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-26 04:10:54 +0000