Commit message (Expand) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
* | Merge branch 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/dto... | Linus Torvalds | 2019-01-02 | 1 | -0/+4 | |
|\ | ||||||
| * | clk: mmp2: add SP clock | Lubomir Rintel | 2018-11-15 | 1 | -0/+4 | |
* | | clk: imx8qxp: make the name of clock ID generic | Aisheng Dong | 2018-12-28 | 2 | -151/+151 | |
* | | Merge branch 'clk-imx7ulp' into clk-next | Stephen Boyd | 2018-12-14 | 1 | -1/+30 | |
|\ \ | ||||||
| * | | clk: imx: imx7ulp: add arm hsrun mode clocks support | Anson Huang | 2018-12-14 | 1 | -1/+30 | |
* | | | Merge branch 'clk-of' into clk-next | Stephen Boyd | 2018-12-14 | 4 | -8/+8 | |
|\ \ \ | ||||||
| * | | | clk: Use of_node_name_eq for node name comparisons | Rob Herring | 2018-12-14 | 4 | -8/+8 | |
* | | | | Merge branch 'clk-vc5-suspend' into clk-next | Stephen Boyd | 2018-12-14 | 1 | -0/+25 | |
|\ \ \ \ | ||||||
| * | | | | clk: vc5: Add suspend/resume support | Marek Vasut | 2018-12-14 | 1 | -0/+25 | |
| |/ / / | ||||||
* | | | | Merge branch 'clk-fixes' into clk-next | Stephen Boyd | 2018-12-14 | 7 | -6/+35 | |
|\ \ \ \ | ||||||
| * | | | | clk: qcom: qcs404: Fix gpll0_out_main parent | Srinivas Kandagatla | 2018-12-10 | 1 | -1/+1 | |
| * | | | | clk: zynqmp: Off by one in zynqmp_is_valid_clock() | Dan Carpenter | 2018-12-03 | 1 | -1/+1 | |
| * | | | | clk: mmp: Off by one in mmp_clk_add() | Dan Carpenter | 2018-12-03 | 1 | -1/+1 | |
| * | | | | clk: mvebu: Off by one bugs in cp110_of_clk_get() | Dan Carpenter | 2018-12-03 | 1 | -2/+2 | |
| * | | | | Merge branch 'clk-protected-binding' into clk-fixes | Stephen Boyd | 2018-11-27 | 1 | -0/+18 | |
| |\ \ \ \ | ||||||
| * | | | | | clk: zynqmp: handle fixed factor param query error | Rajan Vaja | 2018-11-14 | 1 | -0/+3 | |
| * | | | | | clk: qcom: gcc: Fix board clock node name | Vinod Koul | 2018-11-09 | 1 | -1/+1 | |
| * | | | | | clk: meson: axg: mark fdiv2 and fdiv3 as critical | Jerome Brunet | 2018-11-08 | 1 | -0/+13 | |
| * | | | | | clk: meson-gxbb: set fclk_div3 as CLK_IS_CRITICAL | Christian Hewitt | 2018-11-08 | 1 | -0/+12 | |
| * | | | | | clk: fixed-factor: fix of_node_get-put imbalance | Ricardo Ribalda Delgado | 2018-11-06 | 1 | -0/+1 | |
| | |/ / / | |/| | | | ||||||
* | | | | | Merge branch 'clk-qcom-8998-resets' into clk-next | Stephen Boyd | 2018-12-14 | 1 | -64/+207 | |
|\ \ \ \ \ | ||||||
| * | | | | | clk: qcom: Drop unused 8998 clock | Jeffrey Hugo | 2018-12-14 | 1 | -14/+0 | |
| * | | | | | clk: qcom: Leave mmss noc on for 8998 | Jeffrey Hugo | 2018-12-14 | 1 | -0/+6 | |
| * | | | | | clk: qcom: Add missing msm8998 resets | Jeffrey Hugo | 2018-12-11 | 1 | -0/+2 | |
| * | | | | | clk: qcom: gcc-msm8998: Add clkref clocks | Bjorn Andersson | 2018-12-05 | 1 | -0/+75 | |
| * | | | | | clk: qcom: gcc-msm8998: Disable halt check of UFS clocks | Bjorn Andersson | 2018-12-05 | 1 | -3/+3 | |
| * | | | | | clk: qcom: gcc-msm8998: Drop hmss_dvm and lpass_at | Bjorn Andersson | 2018-12-05 | 1 | -28/+0 | |
| * | | | | | clk: qcom: Enumerate remaining msm8998 resets | Jeffrey Hugo | 2018-12-05 | 1 | -0/+87 | |
| * | | | | | clk: qcom: Add xo dummy clk on msm8998 | Stephen Boyd | 2018-12-05 | 1 | -0/+15 | |
| * | | | | | clk: qcom: Fix MSM8998 resets | Jeffrey Hugo | 2018-12-03 | 1 | -19/+19 | |
| |/ / / / | ||||||
| | | | | | ||||||
| \ \ \ \ | ||||||
| \ \ \ \ | ||||||
| \ \ \ \ | ||||||
| \ \ \ \ | ||||||
| \ \ \ \ | ||||||
| \ \ \ \ | ||||||
| \ \ \ \ | ||||||
*-------. \ \ \ \ | Merge branches 'clk-imx7ulp', 'clk-imx6-fixes', 'clk-imx-fixes', 'clk-imx8qxp... | Stephen Boyd | 2018-12-14 | 27 | -27/+3361 | |
|\ \ \ \ \ \ \ \ \ | | |_|_|_|_|_|/ / | |/| | | | | | | | ||||||
| | | | | * | | | | clk: imx: Make the i.MX8MQ CCM clock driver CLK_IMX8MQ dependant | Abel Vesa | 2018-12-14 | 3 | -0/+8 | |
| | | | | * | | | | clk: imx: remove redundant initialization of ret to zero | Colin Ian King | 2018-12-10 | 1 | -1/+1 | |
| | | | | * | | | | clk: imx: Add SCCG PLL type | Lucas Stach | 2018-12-03 | 3 | -1/+267 | |
| | | | | * | | | | clk: imx: Add fractional PLL output clock | Lucas Stach | 2018-12-03 | 3 | -0/+236 | |
| | | | | * | | | | clk: imx: Add clock driver for i.MX8MQ CCM | Abel Vesa | 2018-12-03 | 3 | -0/+626 | |
| | | | | * | | | | clk: imx: Add imx composite clock | Abel Vesa | 2018-12-03 | 3 | -0/+195 | |
| | | | | |/ / / | ||||||
| | | | * | | | | clk: imx: add imx8qxp lpcg driver | Aisheng Dong | 2018-12-14 | 3 | -1/+319 | |
| | | | * | | | | clk: imx: add lpcg clock support | Aisheng Dong | 2018-12-14 | 3 | -1/+121 | |
| | | | * | | | | clk: imx: add imx8qxp clk driver | Aisheng Dong | 2018-12-14 | 3 | -0/+162 | |
| | | | * | | | | clk: imx: add scu clock common part | Aisheng Dong | 2018-12-13 | 4 | -0/+292 | |
| | | | * | | | | clk: imx: add configuration option for mmio clks | Aisheng Dong | 2018-12-13 | 4 | -2/+8 | |
| | | | |/ / / | ||||||
| | | * | | | | clk: imx6q: add DCICx clocks gate | Anson Huang | 2018-12-10 | 1 | -0/+2 | |
| | | * | | | | clk: imx6sl: ensure MMDC CH0 handshake is bypassed | Anson Huang | 2018-12-10 | 1 | -0/+6 | |
| | | * | | | | clk: imx7d: remove UART1 clock setting | Anson Huang | 2018-11-06 | 1 | -3/+0 | |
| | | |/ / / | ||||||
| | * | | | | clk: imx6q: handle ENET PLL bypass | Lucas Stach | 2018-12-10 | 1 | -6/+57 | |
| | * | | | | clk: imx6q: optionally get CCM inputs via standard clock handles | Lucas Stach | 2018-12-10 | 1 | -5/+17 | |
| | * | | | | clk: imx6q: reset exclusive gates on init | Lucas Stach | 2018-12-10 | 1 | -1/+5 | |
| | |/ / / | ||||||
| * | | | | clk: imx: add imx7ulp clk driver | A.s. Dong | 2018-12-03 | 2 | -0/+221 | |
| * | | | | clk: imx: implement new clk_hw based APIs | A.s. Dong | 2018-12-03 | 2 | -0/+84 |