summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/display
Commit message (Expand)AuthorAgeFilesLines
* drm/i915/tgl: Fix the read of the DDI that transcoder is attached toJosé Roberto de Souza2019-08-081-3/+2
* drm/i915: Get transcoder power domain before reading its registerJosé Roberto de Souza2019-08-081-0/+8
* drm/i915/tgl/dsi: Enable blanking packets during BLLP for video modeVandita Kulkarni2019-08-081-0/+5
* drm/i915/tgl: Add mipi dsi support for TGLVandita Kulkarni2019-08-081-0/+1
* drm/i915/tgl/dsi: Gate the ddi clocks after pll mappingVandita Kulkarni2019-08-081-2/+8
* drm/i915/tgl/dsi: Do not override TA_SUREVandita Kulkarni2019-08-081-12/+14
* drm/i915/tgl/dsi: Set latency PCS_DW1 for tglVandita Kulkarni2019-08-081-2/+2
* drm/i915/tgl/dsi: Program TRANS_VBLANK registerVandita Kulkarni2019-08-081-0/+9
* drm/i915: abstract display suspend/resume operationsRodrigo Vivi2019-08-072-25/+72
* drm/i915: move property enums to intel_display_types.hJani Nikula2019-08-071-0/+14
* drm/i915: rename intel_drv.h to display/intel_display_types.hJani Nikula2019-08-0752-53/+1564
* drm/i915: avoid including intel_drv.h via i915_drv.h->i915_trace.hJani Nikula2019-08-074-0/+4
* drm/i915/tc: un-inline intel_tc_port_ref_held()Jani Nikula2019-08-072-7/+9
* drm/i915/mst: un-inline intel_dp_mst_encoder_active_links()Jani Nikula2019-08-072-7/+8
* drm/i915/bw: make intel_atomic_get_bw_state() staticJani Nikula2019-08-072-15/+14
* drm/i915/sprite: un-inline icl_is_hdr_plane()Jani Nikula2019-08-072-7/+7
* drm/i915: move intel_display.c function declarationsJani Nikula2019-08-071-0/+171
* drm/i915: Fix wrong escape clock divisor init for GLKStanislav Lisovskiy2019-08-051-2/+2
* drm/i915: Add i915 to i915_inject_probe_failureMichal Wajdeczko2019-08-021-1/+1
* drm/i915: fix possible memory leak in intel_hdcp_auth_downstream()Wei Yongjun2019-08-011-1/+2
* drm/i915/ehl: Ungate DDIC and DDIDJosé Roberto de Souza2019-07-311-1/+8
* drm/i915/tgl: Add hpd interrupt handlingLucas De Marchi2019-07-301-0/+6
* drm/i915: use upstream version of header testsJani Nikula2019-07-302-17/+2
* drm/i915/tgl: select correct bit for port selectMahesh Kumar2019-07-262-11/+42
* drm/i915/tgl: skip setting PORT_CL_DW12_* on initializationLucas De Marchi2019-07-261-4/+8
* drm/i915/dsi: remove set but not used variable 'hfront_porch'YueHaibing2019-07-191-3/+1
* drm/i915: Remove set but not used variable 'src_y'YueHaibing2019-07-191-2/+1
* drm/i915/vbt: Fix VBT parsing for the PSR sectionDhinakaran Pandiyan2019-07-182-4/+4
* drm/i915: Make sure cdclk is high enough for DP audio on VLV/CHVVille Syrjälä2019-07-181-0/+11
* drm/i915/ehl: Use an id of 4 while accessing DPLL4's CR0 and CR1Vivek Kasireddy2019-07-181-4/+14
* drm/i915: Enable hotplug retryJosé Roberto de Souza2019-07-153-1/+55
* drm/i915: Add support for retrying hotplugImre Deak2019-07-155-28/+68
* drm/i915/ehl: Map MCC pins based on PHY, not portMatt Roper2019-07-151-5/+6
* drm/i915/gt: Use intel_gt as the primary object for handling resetsChris Wilson2019-07-121-9/+13
* drm/i915: Add modular FIAAnusha Srivatsa2019-07-122-8/+45
* drm/i915/display: Drop kerneldoc for 'intel_atomic_commit'Chris Wilson2019-07-121-12/+0
* drm/i915: Skip SINK_COUNT read on CH7511Ville Syrjälä2019-07-121-5/+9
* drm/i915: Propagate "_remove" function name suffix downJanusz Krzysztofik2019-07-125-8/+8
* drm/i915: Replace "_load" with "_probe" consequentlyJanusz Krzysztofik2019-07-121-1/+1
* drm/i915/tgl: Update DPLL clock reference registerJosé Roberto de Souza2019-07-111-2/+6
* drm/i915/tgl: Add DPLL registersLucas De Marchi2019-07-111-5/+19
* drm/i915/tgl: Add vbt value mapping for DDC Bus pinMahesh Kumar2019-07-112-1/+19
* drm/i915/tgl: port to ddc pin mappingLucas De Marchi2019-07-111-27/+9
* drm/i915/tgl: Add gmbus gpio pin to port mappingMahesh Kumar2019-07-112-2/+20
* drm/i915/gen12: MBUS B credit changeRodrigo Vivi2019-07-111-2/+8
* drm/i915/tgl: apply Display WA #1178 to fix type C donglesLucas De Marchi2019-07-111-3/+9
* drm/i915/tgl: init ddi port A-C for Tiger LakeMahesh Kumar2019-07-111-2/+7
* drm/i915/tgl: Add additional PHYs for Tiger LakeLucas De Marchi2019-07-112-1/+7
* drm/i915/tgl: Add additional ports for Tiger LakeVandita Kulkarni2019-07-113-0/+23
* drm/i915/tgl: Add pll managerVandita Kulkarni2019-07-111-1/+18
generated by cgit v1.2.3 (git 2.25.1) at 2025-02-02 19:57:30 +0000