| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | soc: xilinx: xlnx_vcu: Use bitwise & rather than logical && on clkoutdiv | Gustavo A. R. Silva | 2018-01-16 | 1 | -1/+1 |
| * | soc: xilinx: xlnx_vcu: Add Xilinx ZYNQMP VCU logicoreIP init driver | Dhaval Shah | 2018-01-08 | 1 | -0/+630 |
 |
index : linux.git | |
| Linux kernel mainline tree | Linus Torvalds |
| summaryrefslogtreecommitdiffstats |