summaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-h720x/include/mach/h7201-regs.h
blob: 611b4947ccfc54c3251a34f00d305934dc09c7c7 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
/*
 * arch/arm/mach-h720x/include/mach/h7201-regs.h
 *
 * Copyright (C) 2000 Jungjun Kim, Hynix Semiconductor Inc.
 *           (C) 2003 Thomas Gleixner <tglx@linutronix.de>
 *           (C) 2003 Robert Schwebel <r.schwebel@pengutronix.de>
 *           (C) 2004 Sascha Hauer    <s.hauer@pengutronix.de>
 *
 * This file contains the hardware definitions of the h720x processors
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * Do not add implementations specific defines here. This files contains
 * only defines of the onchip peripherals. Add those defines to boards.h,
 * which is included by this file.
 */

#define SERIAL2_VIRT 		(IO_VIRT + 0x50100)
#define SERIAL3_VIRT 		(IO_VIRT + 0x50200)

/*
 * PCMCIA
 */
#define PCMCIA0_ATT_BASE        0xe5000000
#define PCMCIA0_ATT_SIZE        0x00200000
#define PCMCIA0_ATT_START       0x20000000
#define PCMCIA0_MEM_BASE        0xe5200000
#define PCMCIA0_MEM_SIZE        0x00200000
#define PCMCIA0_MEM_START       0x24000000
#define PCMCIA0_IO_BASE         0xe5400000
#define PCMCIA0_IO_SIZE         0x00200000
#define PCMCIA0_IO_START        0x28000000

#define PCMCIA1_ATT_BASE        0xe5600000
#define PCMCIA1_ATT_SIZE        0x00200000
#define PCMCIA1_ATT_START       0x30000000
#define PCMCIA1_MEM_BASE        0xe5800000
#define PCMCIA1_MEM_SIZE        0x00200000
#define PCMCIA1_MEM_START       0x34000000
#define PCMCIA1_IO_BASE         0xe5a00000
#define PCMCIA1_IO_SIZE         0x00200000
#define PCMCIA1_IO_START        0x38000000

#define PRIME3C_BASE            0xf0050000
#define PRIME3C_SIZE            0x00001000
#define PRIME3C_START           0x10000000

/* VGA Controller */
#define VGA_RAMBASE 		0x50
#define VGA_TIMING0 		0x60
#define VGA_TIMING1 		0x64
#define VGA_TIMING2 		0x68
#define VGA_TIMING3 		0x6c

#define LCD_CTRL_VGA_ENABLE   	0x00000100
#define LCD_CTRL_VGA_BPP_MASK 	0x00000600
#define LCD_CTRL_VGA_4BPP    	0x00000000
#define LCD_CTRL_VGA_8BPP    	0x00000200
#define LCD_CTRL_VGA_16BPP   	0x00000300
#define LCD_CTRL_SHARE_DMA    	0x00000800
#define LCD_CTRL_VDE          	0x00100000
#define LCD_CTRL_LPE          	0x00400000	/* LCD Power enable */
#define LCD_CTRL_BLE          	0x00800000	/* LCD backlight enable */

#define VGA_PALETTE_BASE	(IO_VIRT + 0x10800)