summaryrefslogtreecommitdiffstats
path: root/arch/arm/plat-stmp3xxx/include/mach/system.h
blob: 28a988889319bbc335691ab3945e72ec93ac5404 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
/*
 * Copyright (C) 2005 Sigmatel Inc
 *
 * Copyright 2008 Freescale Semiconductor, Inc. All Rights Reserved.
 * Copyright 2008 Embedded Alley Solutions, Inc All Rights Reserved.
 */

/*
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */
#ifndef __ASM_ARCH_SYSTEM_H
#define __ASM_ARCH_SYSTEM_H

#include <asm/proc-fns.h>
#include <mach/platform.h>
#include <mach/regs-clkctrl.h>
#include <mach/regs-power.h>

static inline void arch_idle(void)
{
	/*
	 * This should do all the clock switching
	 * and wait for interrupt tricks
	 */

	cpu_do_idle();
}

static inline void arch_reset(char mode, const char *cmd)
{
	/* Set BATTCHRG to default value */
	__raw_writel(0x00010000, REGS_POWER_BASE + HW_POWER_CHARGE);

	/* Set MINPWR to default value   */
	__raw_writel(0, REGS_POWER_BASE + HW_POWER_MINPWR);

	/* Reset digital side of chip (but not power or RTC) */
	__raw_writel(BM_CLKCTRL_RESET_DIG,
			REGS_CLKCTRL_BASE + HW_CLKCTRL_RESET);

	/* Should not return */
}

#endif