summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorTeddy Shih <teddyshih@ami.corp-partner.google.com>2022-06-24 16:13:00 +0800
committerKarthik Ramasubramanian <kramasub@google.com>2022-08-03 14:00:53 +0000
commit433810a5777cbfb1ee5cae5b284481acdbf63048 (patch)
treeaf21538cff0795a8bf853b2cba3ee8a08cc2319b
parent4c7ee500721f15130f7cb5c4355740dd7375b705 (diff)
downloadcoreboot-433810a5777cbfb1ee5cae5b284481acdbf63048.tar.gz
coreboot-433810a5777cbfb1ee5cae5b284481acdbf63048.tar.bz2
coreboot-433810a5777cbfb1ee5cae5b284481acdbf63048.zip
mb/google/dedede/var/beadrix: Update SoC gpio pin of DMIC
Update SoC GPIO setting of unused DMIC channel according to beadrix schematics. GPP_S2 : NF2 -> NC (DMIC1_CLK) GPP_S3 : NF2 -> NC (DMIC1_DATA) BUG=b:203113413, b:237224862 BRANCH=None TEST=on beadrix, validated by beadrix's DMIC working properly. Signed-off-by: Teddy Shih <teddyshih@ami.corp-partner.google.com> Change-Id: Ibe2f432cd74b546218ff4ee6e428e9eed9ac611f Reviewed-on: https://review.coreboot.org/c/coreboot/+/65381 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Ivan Chen <yulunchen@google.com> Reviewed-by: Paul Fagerburg <pfagerburg@chromium.org> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
-rw-r--r--src/mainboard/google/dedede/variants/beadrix/gpio.c5
1 files changed, 5 insertions, 0 deletions
diff --git a/src/mainboard/google/dedede/variants/beadrix/gpio.c b/src/mainboard/google/dedede/variants/beadrix/gpio.c
index ae3cf6d1370c..28e3b5b1ff51 100644
--- a/src/mainboard/google/dedede/variants/beadrix/gpio.c
+++ b/src/mainboard/google/dedede/variants/beadrix/gpio.c
@@ -83,6 +83,11 @@ static const struct pad_config gpio_table[] = {
PAD_NC(GPP_H7, NONE),
/* H17 : WWAN_RST_L */
PAD_CFG_GPO(GPP_H17, 0, PLTRST),
+
+ /* S2 : DMIC1_CLK ==> NC */
+ PAD_NC(GPP_S2, NONE),
+ /* S3 : DMIC1_DATA ==> NC */
+ PAD_NC(GPP_S3, NONE),
};
static const struct pad_config lte_disable_pads[] = {